GALAXY D35 UNIMAN 001 Conference Tutorials · GALAXY_D35_UNIMAN_001_Conference_Tutorials.doc PAGE:...

GALAXY GALS InterfAce for CompleX Digital

SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1

GALAXY_D35_UNIMAN_001_Conference_Tutorials.doc PAGE: 1/22

Deliverable – D35

Conference Tutorials

Grant Agreement No: 214364

Project acronym: GALAXY

Project title: GALS InterfAce for CompleX Digital System Integration

Funding Scheme: STREP

Date of latest version of Annex I against

which the assessment will be made: 22.03.2010.

Contractual Date of Delivery to the EC: 30 Nov 2010

Actual Date of Delivery to the EC: 30 Nov 2010

Author(s): Lilian Janin (UNIMAN)

Participant(s): UNIMAN

Work Package: WP9

Security: Public

Nature: Report

Version: 1

Total number of pages: 22

Abstract:

The demonstration of the capabilities of the GALAXY tools for the design, co-simulation and debugging of GALS circuits has been based on a series of tutorials. This series of tutorials was designed to be either presented at conferences or downloaded from our project website. Both targeted audience were successfully reached.

Keyword list: GALS, asynchronous, software, tools, co-simulation


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


Function Responsibility Date Signature

Written by:

Lilian Janin 29 Nov 2010

Checked by:

Members of GALAXY Consortium

Approved by:

-

Reserved to EC

Approved by:


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


CHANGE RECORDS

ISSUE DATE § : CHANGE RECORD AUTHOR

1 29-Nov-10 1st version Lilian Janin


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


BIBLIOGRAPHIC RECORD

Project Number: 214364 GALAXY

Project Title: GALAXY

Deliverable Type: Report

Deliverable Number: D35

Contractual Date of Delivery: 30 Nov 2010

Actual Date of Delivery: 30 Nov 2010

Title of Deliverable: Conference Tutorials

Work package contributing to the Deliverable:

WP9

Authors: Lilian Janin

Abstract The demonstration of the capabilities of the GALAXY tools for the design, co-simulation and debugging of GALS circuits has been based on a series of tutorials. This series of tutorials was designed to be either presented at conferences or downloaded from our project website. Both targeted audience were successfully reached.

Keywords GALS, asynchronous, software, tools, co-simulation

Confidentiality Level Public

Name of Client: EC

Distribution List: GALAXY, EC, internet

Authorised by:

Issue: 1

Document ID: D35

Total Number of Pages: 22

Contact Details: [email protected]


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


TABLE OF CONTENTS

1 INTRODUCTION ............................................................................................................7

2 REFERENCES ...............................................................................................................8

2.1 ACRONYMS .............................................................................................................8

3 TUTORIALS ...................................................................................................................9

3.1 01/2008��03/2010: CALCULATOR DEMONSTRATOR...........................................9

3.2 04/2010��06/2010: HOME SURVEILLANCE SYSTEM .......................................... 12

3.3 07/2010��12/2010: VIDEO PROCESSING TUTORIAL .......................................... 13

3.4 BASEBAND PROCESSOR AND G3CARD DEMO FOR TUTORIALS................... 14

3.5 FEATURES DEMO FOR TUTORIALS.................................................................... 15

4 CONCLUSIONS ........................................................................................................... 22


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


LIST OF FIGURES

Figure 1: FPGA board for Calculator demonstrator ................................................................ 10

Figure 2: Calculator Tutorial – Target Devices and Module Allocation.................................... 10

Figure 3: Calculator Tutorial - External Tool Flow................................................................... 11

Figure 4: Home Surveillance Tutorial – Block Diagram .......................................................... 12

Figure 5: Video Processing Tutorial – Simulation Trace Animation ........................................ 14

Figure 6: Baseband processor and G3card demo tutorial....................................................... 15

Figure 7: Feature: Automatic instantiation of adapters ........................................................... 16

Figure 8: Feature: Automatic use of transactors..................................................................... 17

Figure 9: Feature: Switching between abstractions ................................................................ 17

Figure 10: Feature: Simulator/FPGA selection ....................................................................... 18

Figure 11: Feature: Tool flows................................................................................................ 19

Figure 12: Feature: Trace file animation for debugging .......................................................... 20

Figure 13: Feature: Asynchronous XPipes NoC..................................................................... 20

Figure 14: Feature: Asynchronous XPipes NoC..................................................................... 21


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


1 INTRODUCTION

The demonstration of the GALAXY tools’ capabilities for design, co-simulation and debugging of GALS circuits has been based on a series of tutorials.

This series began with a Calculator demonstrator, as shown during our first Framework 7 Review meeting in February 2009.

When more features got implemented in the GALAXY tools, a new “Home Surveillance System” demonstrator and tutorial was designed. This was presented at the ASYNC 2010 conference during a half-day tutorial session.

Our demonstrator then evolved towards its current form: a hardware-software Video Processing tutorial with wireless IPs.

This series of tutorials was designed to be either presented at conferences or downloaded from our project website. The latest tutorial was also used in each iteration of our user manual.


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


2 REFERENCES

2.1 ACRONYMS

ASIP Asynchronous-Synchronous IPs packaging format

FPGA Field-Programmable Gate Array

GALS Globally Asynchronous Locally Synchronous

HDL Hardware Description Language

IP Intellectual Property

XML eXtendible Markup Language


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


3 TUTORIALS

This section describes the evolution of the main demonstrator and tutorials as achieved during the lifetime of the GALAXY project.

The main features of each tutorial are reported here. The interested reader can download the full versions of each tutorial at this URL:

http://www.cs.man.ac.uk/apt/projects/asipide/download.php

3.1 01/2008��03/2010: CALCULATOR DEMONSTRATOR

Our first tutorial/demonstrator was a Calculator. This demonstrator was shown during our first Framework 7 Review meeting in February 2009. It was also used in our paper presented at ARC 2010 in March 2010.

It is made of 3 modules described in either a synchronous or an asynchronous style:

- Keyboard (synchronous implementation)

- LCD (synchronous implementation)

- Main calculation module (asynchronous implementation)

Two extra modules are making the sync-async interfaces:

- Keyboard interface

- LCD interface

Each of these modules is described in two HDL: SystemC and Verilog, and the SystemC implementations of the Keyboard and LCD modules also include a GTK graphical interface to dialog with the user.

The Verilog implementation is shown to be compiled using the Xilinx ISE tools to target our demonstration board made at the University of Manchester (shown in Figure 1).

Co-simulation between SystemC modules running on the host computer and Verilog modules being sent to the Xilinx FPGA is demonstrated. We also show the automatic insertion of intermediate router components to convey the signals between the two targets (Figure 2).

Figure 3 shows the tools flow used in this tutorial.


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


Figure 1: FPGA board for Calculator demonstrator

Figure 2: Calculator Tutorial – Target Devices and Module Allocation


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


Figure 3: Calculator Tutorial - External Tool Flow


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


3.2 04/2010��06/2010: HOME SURVEILLANCE SYSTEM

When more features got implemented in the GALAXY tools, a new “Home Surveillance System” demonstrator and tutorial was designed. This was presented at the ASYNC 2010 conference during a half-day tutorial session in April 2010.

The plan of the tutorial was as follows:

• Requirements definition

• Identification of re-usable open-source components

• Creation of components, architecture exploration (Figure 4)

• Components assembly, automatic adapters

• Automatic code generation, code running in SW

• Iterative refinement of SW components to HW

• Co-simulation software-FPGA

The tutorial was based on the following requirements:

• Inputs: webcam + keypad

• Outputs:

• Ethernet connection to send the motion-detected images/videos

• Replaced by local VGA output for the demo

• Movement is detected by subtracting 2 consecutive frames

• Changes in input frame pixels start the recording

Figure 4: Home Surveillance Tutorial – Block Diagram


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


• Threshold set by keypad

The following project GALAXY project goals were illustrated:

• Remove existing barriers to the adoption of GALS technology

• Integrated GALS design flow

• Interoperability framework between existing open and commercial CAD tools

• Heterogeneous systems at mixed levels of abstraction

• Novel Network-on-Chip capabilities

The following features of the tools were exposed in the tutorial:

• AsipIDE connects existing tools together to form a (co-)simulation design flow

• Iterative design methodology

• Transforming software...

• …to hardware

• Hardware-software-FPGA co-simulation

• Automatically generated GALS communications

• Graphical debugging

• Multiple abstractions represented together

• Animation from simulation traces

3.3 07/2010��12/2010: V IDEO PROCESSING TUTORIAL

This is a simplified version of the Home Surveillance System demo, but updated with the latest features implemented in the GALAXY tools.

Video processing application:

Webcam � Frame grabber � Image processing � VGA output � LCD Monitor

The new features exposed are:

• Simulation trace visualisation (Figure 5)

• Simulation trace merge and co-visualisation in the presence of multiple simulators

• More components from opencores.org wrapped in ASIP and reused


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


Figure 5: Video Processing Tutorial – Simulation Trace Animation

3.4 BASEBAND PROCESSOR AND G3CARD DEMO FOR TUTORIALS

This very short demo has been included in most of our tutorials and manuals.

It uses an ASIP representation of IHP’s baseband processor and UNIMAN’s G3Card to demonstrate:

• how scalable the GALAXY environment can be, and

• navigation in large embedded systems.


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


Figure 6: Baseband processor and G3card demo tutorial

3.5 FEATURES DEMO FOR TUTORIALS

The features demo is a series of short animations that illustrate each of the most important features of the GALAXY tools. We usually show this as an introduction to the tools before going into the hands-on tutorials:

• Automatic instantiation of adapters (Figure 7)

• Automatic use of transactors (Figure 8)

• Easy to switch components between multiple levels of abstractions, with always a proper interface regenerated (Figure 9)

• Selection of any simulators or FPGA target (Figure 10)

• Ability to use asynchronous-specific simulators: Balsa, Petri nets

• Automatic use of local and remote tools for compilation, synthesis and simulation flow; remote resource sharing (Figure 11)

• Trace file animation, debugging (Figure 12)

• Colour-based channel representation, clearer and saving space

• Asynchronous debugging such as deadlock detection

• Asynchronous NoC


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


• XPipes (Figure 13 and Figure 14)

Figure 7: Feature: Automatic instantiation of adapters


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


Figure 8: Feature: Automatic use of transactors

Figure 9: Feature: Switching between abstractions


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


Figure 10: Feature: Simulator/FPGA selection


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


Figure 11: Feature: Tool flows


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


Figure 12: Feature: Trace file animation for debugging

Figure 13: Feature: Asynchronous XPipes NoC


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


Figure 14: Feature: Asynchronous XPipes NoC


SYstem Integration

Confid. Level:

Date :

Issue:

Public

30/11/2010

1


4 CONCLUSIONS

A series of tutorials were developed during the GALAXY project to demonstrate the GALAXY tools’ capabilities for design, co-simulation and debugging of GALS circuits.

This report described the main features of those tutorials.

This series of tutorials was presented at conferences and offered for download on our project website and in the user manual.

The targeted audience was successfully reached.

GALAXY D35 UNIMAN 001 Conference Tutorials · GALAXY_D35_UNIMAN_001_Conference_Tutorials.doc PAGE:...

Documents

Transcript of GALAXY D35 UNIMAN 001 Conference Tutorials · GALAXY_D35_UNIMAN_001_Conference_Tutorials.doc PAGE:...