Front Page of Btech project ISt/ECE
-
Upload
subir-maity -
Category
Documents
-
view
222 -
download
0
Transcript of Front Page of Btech project ISt/ECE
-
8/2/2019 Front Page of Btech project ISt/ECE
1/8
TITLE OF PROJECT
THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE
DEGREE OF BACHELOR OF TECHNOLOGYIN
ELECTRONICS & COMMUNICATION EGINEERING
BY
NAME OF STUDENT(s)
ROLL NUMBER:
REGISTRATION NUMBER:
UNDER THE GUIDANCE OF
NAME OF GUIDEASST. PROFESSOR
Department of Electronics & Communication Engineering
INSTITUTE OF SCIENCE & TECHNOLOGY
DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING
INSTITUTE OF SCIENCE & TECHNOLOGY
MAY-2012
-
8/2/2019 Front Page of Btech project ISt/ECE
2/8
Department of Electronics& Communication Engineering
Institute of Science & Technology
Certificate of Submission
I hereby recommend that the thesis, entitled title of
project, prepared by name of student/students
under my supervision, be accepted in partial fulfillment of
the requirement for the degree of Bachelor of
Technology from the Department of Electronics &
Communication Engineering under Institute of
Science & Technology.
----------------------------------------------
(Name of Guide)
Asst. Professor,
Dept. of Electronics & Communication Engineering,
Institute of Science & Technology.
Countersigned by:
----------------------------- ------------------------------
Head of the Department Project Coordinator
Electronics & Communication Engineering, Electronics & Communication Engineering,
Institute of Science & Technology. Institute of Science & Technology
----------------------------------------
Head of the Institute
Institute of Science & Technology
-
8/2/2019 Front Page of Btech project ISt/ECE
3/8
ACKNOWLEDGEMENT
With great pleasure I would like to express deep gratitude to(Name of guide), Assistant Professor, Department of
Electronics & Communication Engineering, Institute of Science
& Technology for the help, cooperation and guidance received
from him throughout the tenure of this project. His valuable
and constructive suggestions at many difficult situations are
immensely acknowledged. I am deeply indebted to (Name ofguide) for providing a mentally simulating environment and for
many hours of enjoyable discussions.
My sincere obligation goes to (name of HOD) Head Of The
Department, Department of Electronics & Communication
Engineering, Institute of Science & Technology for his constant
support.My sincere obligation goes to (any other person),
(designation), (dept. & institute)for his constant support.
My whole hearted thanks to the staffs of the department of
Electronics & Communication Engineering, Institute of Science
& Technology for their help.
Regards
-
8/2/2019 Front Page of Btech project ISt/ECE
4/8
(Name of students &
signature)
(this page is optional)
Dedicated tomy parents
-
8/2/2019 Front Page of Btech project ISt/ECE
5/8
ABSTRACT
(within one page , brief description of project)
-
8/2/2019 Front Page of Btech project ISt/ECE
6/8
CONTENTS(change the chapter name & topic according your project)
CHAPTER 1: INTRODUCTION
1.1 MOTIVATION OF THE THESIS 1
1.2 FOCUS OF THE THESIS 2
1.3 ORGANISATION OF THE THESIS 3
CHAPTER 2: BASICS OF A/D CONVERSION
2.2 OBJECTIVES OF A/D CONVERSION
2.4 TYPES OF A/D CONVERTER 6
2.4.1 FLASH TYPE A/D CONVERTER 7
2.4.2 SUCCESSIVE APPROXIMATION A/D CONVERTER 8
2.4.3 INTEGRATING A/D CONVERTER
2.4.4 OVERSAMPLED A/D CONVERTER
10
2.5 APPLICATIONS OF A/D CONVERTER 13
CHAPTER 3: FUNDAMENTALS OF OVERSAMPLED
CONVERTER
19
3.1 PRINCIPLES OF OVERSAMPLED DATA CONVERTER 20
3.2 OVERSAMPLED MODULATOR
3.2.1 DELTA MODULATION 22
3.2.2 EXPONENTIAL DELTA MODULATION
25
3.2.3 SIGMA DELTA MODULATION 25
3.3 ADVANTAGES OF -MODULATOR 28
-
8/2/2019 Front Page of Btech project ISt/ECE
7/8
3.4 DISADVANTAGES OF - MODULATOR
3.5 APPLICATION OF - MODULATION 30
32
32
CHAPTER 4: - A/D CONVERTER DESIGN 34
5.1 CHOICE OF MODULATOR ARCHITECTURE 36
5.1.1
5.1.25.1.3
5.2 DIGITAL FILTERING 37
CHAPTER 5: PRACTICAL IMPLEMENTATION OF -
MODULATOR
40
6.1 REQUIRED INPUT AND ASSOCIATED ASSUMPTION 40
6.2 PROCEDURE
6.3 CHALLENGES FACED DURING IMPLEMENTATION 41
6.4 EXPERIMENT RESULT 44
CHAPTER 6: DESIGN OF DIGITAL DECIMATION FILTER
6.1 Importance of Filtering 48
6.2 Choice of Filter topology
6.2.1 Comb filter as a decimator
6.2.2 MATLAB simulation of Digital Filter
6.2.3 FPGA implementation of Digital Filter
6.3 Logic analyser output
6.4 Results and discussion
CHAPTER 7: MICROCONTROLLER BASED HIGH RESOLUTION
- ADC FOR DC SIGNAL CONVERSION
CHAPTER 8: CONCLUSION, RESEARCH/FURTHER WORK 49
-
8/2/2019 Front Page of Btech project ISt/ECE
8/8
7.1 CONCLUSION 50
7.2 RESEARCH/FURTHER WORK
APPENDIX A Datasheet of various component used in this project 51
REFERENCES 57
60
62