The Electronics System of the ALFA Forward Detector for Luminosity Measurements in ATLAS
FPGAs in ATLAS Front-End Electronics
description
Transcript of FPGAs in ATLAS Front-End Electronics
![Page 1: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/1.jpg)
FPGAs in ATLAS Front-End Electronics
Henrik Åkerstedt, Steffen Muschter and Christian BohmStockholm University
![Page 2: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/2.jpg)
ASICs or FPGAs in on-detector electronics?
Three parameters influence the choice: flexibility requirement, radiation environment and costASICs – mostly NRE cost -> total cost decrease with increased numberFPGAs – mostly unit cost -> only a small decrease with increased number
If you need a moderate number of complex front-end electronics units where you can anticipate future modifications placed in a moderate radiation environment RAM based FPGAs are a strong alternative.
TileCal is definitely such a case also some places/functions in Liquid Argon and the Moun detector as well.
![Page 3: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/3.jpg)
For the Liquid Argon Tower Builder Board demonstrator, we are planning to use Kintex 7 primarily to routesignals from ADCs to the optical links.
The board will be place in the liquid argon calorimeter barrel and end cap crates
At these positions the FPGA is subjected tolow ionization dose but a high flux of highenergy hadrons
We expect 100 kRad of ionizing dosefor 3000 fb-1 of integrated luminosity
The total flux of high energy hadrons is 2.84x108 hadrons/ cm2 fb-1
Thus the major problem that we need tocope with is single event upset.
(Slide from H Takai)
Liquid Argon Calorimeter Electronics and FPGA
![Page 4: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/4.jpg)
Rad-tolerant FPGAs for the New Small Wheel
Background is still uncertain: shielding design not final
On rim of NSW: TID: 9 kRad, NIELS: 21013/cm2
• sTGC Pad trigger:• Input: ~40 5G GTX serial or 108 diff serdes @ 1.6G or 192 @ 800M• Large combinatorial logic and/or LUTs• Prototype is Kintex
• sTGC Router:• Input: 16 x 5G GTP serial• Output: 3 x 5G GTP serial• Prototype is Artix, IGLOO2 could be possible
On chamber: worst case: TID: 340 kRad, NIELS: 8 1014/cm2
• Trigger data serializers:• Input 96-128 DDR diff serdes• Output 1 5G GTP serializer• Baseline: ASIC, 130nm IBM
(Slide from L Levinson)
![Page 5: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/5.jpg)
FPGAs in TileCal phase II upgrade
• The requirement for reliable calibrations demand complex on-detector logic.
• Medium number of units: about 2000 medium size FPGAs (Kintex 7) and 4000 small size FPGAs in the present planned upgrade.
• Low level of ambient radiation
TileCal electronics located in a relatively protected area in the outermost part of the subdetector
![Page 6: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/6.jpg)
The TileCal Demonstrator
An Phase II upgrade design of the TileCal readout augmented to fit the present system to be installed in ATLAS
![Page 7: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/7.jpg)
The TileCal Demonstrator
An Phase II upgrade design of the TileCal readout augmented to fit the present system to be installed in ATLAS
4 small FPGAs in the MainBoards
2 Kintex-7 FPGAs in the DaughterBoards
![Page 8: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/8.jpg)
Tile reliability strategyEach readout modules consists of two largely independent symmetrical sides. These sides are reading out the same set of calorimeter cells.
Thus, if one side fails we will not lose any events just statistical quality
All components will be tested for radiation tolerance
![Page 9: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/9.jpg)
Radiation levels
• According to the results presented by Helio Takai we should expect about 3 single bit errors per day and one double bit error per three days (the tile level is about 1 tenth of that of LAr)
• A preliminary evaluation of radiation test made at MGH in Boston last Saturday gave an estimated 10 SEU:s per day.
TID: < 2 Gy/year<1010 p/cm2/year
![Page 10: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/10.jpg)
QSFP+
GBTxKintex-7
I/O
GTX
400 pin SAEF
I/O
GTX
SerialFlash
Memory
SerialFlash
Memory
Kintex-7GBTx
QSFP+
DaughterBoard components
Flash configuration memory Kintex-7 FPGA Radiation hard link controller
Radiation tolerantlink
Next (final?) version to be delivered in 3 weeks
![Page 11: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/11.jpg)
QSFP+
GBTxKintex-7
I/O
GTX
400 pin SAEF
I/O
GTX
SerialFlash
Memory
SerialFlash
Memory
Kintex-7GBTx
QSFP+
DaughterBoard configuration after reset
Reset
Main data flow
![Page 12: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/12.jpg)
QSFP+
GBTxKintex-7
I/O
GTX
400 pin SAEF
I/O
GTX
SerialFlash
Memory
SerialFlash
Memory
Kintex-7GBTx
QSFP+
Remote Configuration
Reset+configuration
Main data flow
![Page 13: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/13.jpg)
QSFP+
GBTxKintex-7
I/O
GTX
400 pin SAEF
I/O
GTX
SerialFlash
Memory
SerialFlash
Memory
Kintex-7GBTx
QSFP+
Link failure
Main data flow
Patch panel reconnect or automatic switch
![Page 14: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/14.jpg)
QSFP+
GBTxKintex-7
I/O
GTX
400 pin SAEF
I/O
GTX
SerialFlash
Memory
SerialFlash
Memory
Kintex-7GBTx
QSFP+
FPGA failure
Calorimeter cell onlyread out from oneside
Precision loss but no loss of data
![Page 15: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/15.jpg)
QSFP+
GBTxKintex-7
I/O
GTX
400 pin SAEF
I/O
GTX
SerialFlash
Memory
SerialFlash
Memory
Kintex-7GBTx
QSFP+
Loss of both FPGAs or both links
We lose data from 12 PMT channels (~0.1 %)
![Page 16: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/16.jpg)
QSFP+
GBTxKintex-7
I/O
GTX
400 pin SAEF
I/O
GTX
SerialFlash
Memory
SerialFlash
Memory
Kintex-7GBTx
QSFP+
Intended FPGA error mitigationScrubbing of configuration memory
![Page 17: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/17.jpg)
QSFP+
GBTxKintex-7
I/O
GTX
400 pin SAEF
I/O
GTX
SerialFlash
Memory
SerialFlash
Memory
Kintex-7GBTx
QSFP+
Intended FPGA error mitigationPartial re-configuration
![Page 18: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/18.jpg)
QSFP+
GBTxKintex-7
I/O
GTX
400 pin SAEF
I/O
GTX
SerialFlash
Memory
SerialFlash
Memory
Kintex-7GBTx
QSFP+
Intended FPGA error mitigationWatch dog activated full re-configuration
Watch dog function:Data corruption or differences in check sums calculated on ADC data and data delivered off detector
![Page 19: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/19.jpg)
Conclusion for the TileCal Demonstrator
• The TileCal Demonstrator development has up to now concentrated on functionality
• Implementation of FPGA error mitigation next step
![Page 20: FPGAs in ATLAS Front-End Electronics](https://reader036.fdocuments.net/reader036/viewer/2022062804/5681499b550346895db6de62/html5/thumbnails/20.jpg)
Conclusion
The new hardware and error mitigation techniques allow HEP front-end electronics to follow the general trend of replacing ASICs with FPGAs in areas with moderate radiation levels