FPGA Board - Matrix TSL · 2. The FPGA The FPGA that comes with this board is an 144-pin Altera®...

8
www.matrixtsl.com EB089 FPGA Board

Transcript of FPGA Board - Matrix TSL · 2. The FPGA The FPGA that comes with this board is an 144-pin Altera®...

Page 1: FPGA Board - Matrix TSL · 2. The FPGA The FPGA that comes with this board is an 144-pin Altera® Cyclone IV series device, specifically the EP4CE10E22. The device has 10320 Macrocells

www.matrixtsl.com EB089

FPGA Board

Page 2: FPGA Board - Matrix TSL · 2. The FPGA The FPGA that comes with this board is an 144-pin Altera® Cyclone IV series device, specifically the EP4CE10E22. The device has 10320 Macrocells

2 Copyright © Matrix Technology Solutions Ltd.

Contents

About This Document 2General Information 3Board Layout 4Testing This Product 5Circuit Description 6Circuit Diagram 7

About This Document

This document concerns the E-blocks Cap Touch Keypad board with code EB089 version 1.

The order code for the FPGA board product is EB089.

1. Trademarks and copyrightPIC and PICmicro are registered trademarks of Arizona Microchip Inc. E-blocks is a trademark of Matrix Technology Solutions Ltd.

2. DisclaimerThe information provided within this document is correct at the time of going to press. Matrix TSL reserves the right to change specifications from time to time.

• How to get started with E-blocks - if you are new to E-blocks and wish to learn how to use them from the beginning there are resources available to help.

• Relevant software and hardware that allow you to use your E-blocks product better.

• Example files and programs.• Ways to get technical support for your product, either

via the forums or by contacting us directly.

3. Testing this productIt is advisable to test the product upon receiving it to ensure it works correctly. Matrix provides test procedures for all E-blocks, which can be found in the Support section of the website.

4. Product supportIf you require support for this product then please visit the Matrix website, which contains many learning resources for the E-blocks series. On our website you will find:

Page 3: FPGA Board - Matrix TSL · 2. The FPGA The FPGA that comes with this board is an 144-pin Altera® Cyclone IV series device, specifically the EP4CE10E22. The device has 10320 Macrocells

3 Copyright © Matrix Technology Solutions Ltd.

General Information

1. Description

The FPGA Board connects to your PC via a Terasic USB Blaser which is then connected via a standard USB cable to provide you with a low cost FPGA development board and programmer which is both simple to setup and use. The board is fully compatible with a wide range of E-blocks which makes it an extremely flexible platform for learning and developing projects.

The FPGA Board allows in-circuit programming of an ALTERA® FPGA Cyclone IV device. This board is used together with Altera’s free and comprehensive downloadable programming software, Quartus II. The board can be programmed using various programming techniques such as Schematic Entry, Block Diagram and Hardware Description Languages (HDLs such as AHDL, VHDL and Verilog). It provides ‘clean’ access to all available I/O lines on the relevant FPGA device.

Further information on E-blocks is available in a separate document entitled Introduction to E-blocks.doc.

2. Features

• E-blockscompatible• Fullsuiteofprogrammingsoftware• 25MHzXtaloperation• 5fullI/Oports

3. 3.3V operationThis board is fully compatible with 3.3V systems.

4. Block Diagram

A block diagram has not been provided for this board.

Page 4: FPGA Board - Matrix TSL · 2. The FPGA The FPGA that comes with this board is an 144-pin Altera® Cyclone IV series device, specifically the EP4CE10E22. The device has 10320 Macrocells

Copyright © Matrix Technology Solutions Ltd.4

Board Layout

1) Terasic USB Blaster2) PSU Connector 6-9V3) Bridge Rectifier4) Voltage Regulator VIO 3V35) Voltage Regulator VP 2V56) Voltage Regulator VCore 1V27) Power Screw Terminals8) Reset Switch9) 2mm Power Sockets10) Altera Configuration Device

11) Altera FPGA Device12) FPGA Crystal Oscillator13) JTAG USB Blaster Header14) Active Serial USB Blaster Header (not fitted a standard)15) Port D16) Port C17) Port B18) Port A19) Port E20) Power Status LED

1

2

3 4

6

5

7

8

9 1011

12

13 14

15 16

17

18

19

20

Page 5: FPGA Board - Matrix TSL · 2. The FPGA The FPGA that comes with this board is an 144-pin Altera® Cyclone IV series device, specifically the EP4CE10E22. The device has 10320 Macrocells

5 Copyright © Matrix Technology Solutions Ltd.

Testing This Product

1. Installing Quartus IIThe Quartus II software can be downloaded from Altera.com. You will need to sign up for an account before you can download and install the software.

2. Test ProcedureThe following instructions explain the steps to test and use your FPGA Board. The instructions assume that Quartus II software is installed and functional. It also assumes that the test routine EB089_Test.jic file has been copied to a suitable place on your computer.

Follow these instructions to test the FPGA Board1) Connect USB blaster to PC using USB cable and install the device driver from the “C:\Altera” folder.2) Connect USB blaster to EB089 board ensuring notch on the cable matches the notch on the board.3) Ensure power is supplied to the FPGA Board using a DC supply set to 6-9V.

4) Insert EB-004 LED board into any Port of the CPLD Board5) Open Quartus II Web Edition6) Launch the programming tool using the “Tools -> Programmer” menu.7) Click “Hardware Setup”8) Select USB blaster and then click close.9) Click “Add File” button10) Load the “EB089_Text.jic” file11) Ensure the Program/Configure checkbox is ticked12) Click the “Start” button.13) When programming is complete press the reset button on the EB089 board.14) Using the EB004 board test each of the EB089 ports and ensure every LED lights

This should satisfy that the FPGA Board is fully functional!

Page 6: FPGA Board - Matrix TSL · 2. The FPGA The FPGA that comes with this board is an 144-pin Altera® Cyclone IV series device, specifically the EP4CE10E22. The device has 10320 Macrocells

6 Copyright © Matrix Technology Solutions Ltd.

Circuit Description

The FPGA Board solution is made up of two parts: A circuit board that allows slave FPGA devices to be programmed, and the program to be executed ‘seamlessly’, and the Windows based programming utility Quartus II Web Edition.

1. Power SupplyThe board can be powered from a 9V supply. The regulation circuitry will withstand unregulated 12V as a maximum input voltage and 6V as a minimum. If you are using a DC power supply then you should use a 7.5 or 9V setting. Power can be connected using the 2.1mm power jack or the screw terminal connectors J1, J2. The two “+V OUT” screw terminals are supplied for powering other E-blocks™, supplying approximately +3V3. LED D1 will indicate that power is connected to the board and that the voltage regulation circuitry is fully functional.Please note connector J4 is directly connected to the J1 screw terminal pin 1 labeled VPWR, therefore any voltage input to J4 will also be available direct from pin 1 of J1.

Note: Remember that other E-blocks will have to receive +3V3 by placing a connecting wire from the “+V” screw terminal of the Multiprogrammer to the “+V” screw terminal of each E-Block that requires a voltage. 2. The FPGAThe FPGA that comes with this board is an 144-pin Altera® Cyclone IV series device, specifically the EP4CE10E22. The device has 10320 Macrocells available and 414Kb of Ram. This CPLD board utilizes 40 I/O pins, thus providing plenty of resources to set up both simple and complex projects.

3. I / O PortsThere are 40 dedicated I/O lines fed out to 5 D-type sockets grouped in ports, each port having 8 I/O lines. The pin-out of these ports can be found below

Note: All I/O available are clean signals – this means there is no protection. The user must be aware of this when selecting the functionality of the pins. Avoid connecting +V directly to an I/O pin or two outputs pins directly together – this can damage the FPGA device.

4. USB BlasterThe EB089 FPGA Board makes use of a USB blaster from Terasic to provide the programming functionality. This ensures for an easy setup on all computers and allows other Altera devices to be reprogrammed if required.

5. Port connectionsThe following table shows the pin connections on the 9-way D-type ports. This should be used for correctly setting the Pin location in the Quartus software.

PORT AD-type pin

number

EP4CE10 pin

number 1 B7_1102 B7_1113 B7_1124 B7_1135 B7_1146 B7_1157 B7_1198 B7_1209 GND

Port BD-type pin

number

EP4CE10 pin

number1 B5_732 B5_743 B5_754 B5_765 B5_776 B5_807 B5_838 B5_849 GND

Port CD-type pin

number

EP4CE10 pin

number1 B4_542 B4_553 B4_584 B4_595 B4_606 B4_647 B4_658 B4_669 GND

Port DD-type pin

number

EP4CE10 pin

number1 B3_382 B3_393 B3_424 B3_435 B3_446 B3_467 B3_498 B3_509 GND

Port ED-type pin number

EP4CE10 pin number

1 B8_1282 B8_1293 B8_1324 B8_1335 B8_1356 B8_1367 B8_1378 B8_1389 GND

Page 7: FPGA Board - Matrix TSL · 2. The FPGA The FPGA that comes with this board is an 144-pin Altera® Cyclone IV series device, specifically the EP4CE10E22. The device has 10320 Macrocells

7 Copyright © Matrix Technology Solutions Ltd.

Circuit Diagram

Page 8: FPGA Board - Matrix TSL · 2. The FPGA The FPGA that comes with this board is an 144-pin Altera® Cyclone IV series device, specifically the EP4CE10E22. The device has 10320 Macrocells

Matrix Technology Solutions Ltd.The Factory

33 Gibbet StreetHalifax,HX15BA,UK

t: +44 (0)1422 252380e: [email protected]

www.matrixtsl.com

EB089-30-1


MAX 7000 Programmable Logic Device Family Data Sheet · 2020-03-06 · MAX 7000 Programmable Logic Device Family Data Sheet MAX 7000 devices contain from 32 to 256 macrocells that

MAX 7000 Programmable Logic Device Family Data Sheet · 2020-03-06 · MAX 7000 Programmable Logic Device Family Data Sheet MAX 7000 devices contain from 32 to 256 macrocells that

FPGA Controlled Laser Cutting Device - ECpE …seniord.ece.iastate.edu/projects/archive/dec0307/final_re…  · Web viewFPGA Controlled Laser Cutting Device. Final Report. ... A

FPGA Controlled Laser Cutting Device - ECpE …seniord.ece.iastate.edu/projects/archive/dec0307/final_re…  · Web viewFPGA Controlled Laser Cutting Device. Final Report. ... A

SLX FPGA · The SLX FPGA Workflow ... The FPGA Part corresponds to the supported Xilinx device that belongs to a device family and ... Figure 2.7: The FPGA Part selector The filters

SLX FPGA · The SLX FPGA Workflow ... The FPGA Part corresponds to the supported Xilinx device that belongs to a device family and ... Figure 2.7: The FPGA Part selector The filters

Max 10 FPGA Device Datasheet - Altera · PDF fileIntel ® MAX 10 FPGA Device Datasheet ... steady-state voltage values expected from Intel MAX 10 devices. Power supply ramps must all

Max 10 FPGA Device Datasheet - Altera · PDF fileIntel ® MAX 10 FPGA Device Datasheet ... steady-state voltage values expected from Intel MAX 10 devices. Power supply ramps must all

Intel MAX 10 FPGA Device Datasheet

Intel MAX 10 FPGA Device Datasheet

FPGA Board datasheet · 2020. 4. 18. · The FPGA that comes with this board is a 144-pin Altera® Cyclone series device. The device has 3000 or 6000 Logic Element – that is approx.

FPGA Board datasheet · 2020. 4. 18. · The FPGA that comes with this board is a 144-pin Altera® Cyclone series device. The device has 3000 or 6000 Logic Element – that is approx.

A Device-Level FPGA Simulator - Virginia Tech · A Device-Level FPGA Simulator Jesse Everett Hunter III Abstract In the realm of FPGAs, many tool vendors offer behaviorally-based

A Device-Level FPGA Simulator - Virginia Tech · A Device-Level FPGA Simulator Jesse Everett Hunter III Abstract In the realm of FPGAs, many tool vendors offer behaviorally-based

MAX 10 FPGA Device Architecture - Intel FPGA and SoC MAX® 10 FPGA Device Architecture The MAX ® 10 devices consist of the following: • Logic array blocks (LABs) • Analog-to-digital

MAX 10 FPGA Device Architecture - Intel FPGA and SoC MAX® 10 FPGA Device Architecture The MAX ® 10 devices consist of the following: • Logic array blocks (LABs) • Analog-to-digital

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

Cyclone IV FPGA Device Family Overview, Cyclone IV · PDF fileChapter 1: Cyclone IV FPGA Device Family Overview 1–3 Device Resources March 2016 Altera Corporation Cyclone IV Device

Cyclone IV FPGA Device Family Overview, Cyclone IV · PDF fileChapter 1: Cyclone IV FPGA Device Family Overview 1–3 Device Resources March 2016 Altera Corporation Cyclone IV Device

Includes MAX 7000 - UNLP · MAX 7000 Programmable Logic Device Family ... Macrocells 32 64 96 128 160 192 256 Logic array blocks ... the designer to configure one or more macrocells

Includes MAX 7000 - UNLP · MAX 7000 Programmable Logic Device Family ... Macrocells 32 64 96 128 160 192 256 Logic array blocks ... the designer to configure one or more macrocells

AN 478: Using FPGA-Based Parallel Flash Loader with the ... · To create a POF for the flash device, use the SOF(s) generated from the FPGA device. You can also add other non-configuration

AN 478: Using FPGA-Based Parallel Flash Loader with the ... · To create a POF for the flash device, use the SOF(s) generated from the FPGA device. You can also add other non-configuration

AN822: Intel® FPGA Configuration Device Migration Guideline · 1 Intel® FPGA Configuration Device Migration Guideline This document describes the guidelines for migrating from the

AN822: Intel® FPGA Configuration Device Migration Guideline · 1 Intel® FPGA Configuration Device Migration Guideline This document describes the guidelines for migrating from the

Remote Update Intel FPGA IP User Guide · 1. Remote Update Intel ® FPGA IP User Guide. The Remote Update Intel ® FPGA IP core implements a device reconfiguration using dedicated

Remote Update Intel FPGA IP User Guide · 1. Remote Update Intel ® FPGA IP User Guide. The Remote Update Intel ® FPGA IP core implements a device reconfiguration using dedicated

Presented By: Obaid ur Rehman Badar Hussain. FPGA * A Field Programmable Gate Array (FPGA) is a Programmable Logic Device(PLD) with higher densities and.

Presented By: Obaid ur Rehman Badar Hussain. FPGA * A Field Programmable Gate Array (FPGA) is a Programmable Logic Device(PLD) with higher densities and.

RapidIO Intel FPGA IP User Guide · IV GX Variations ... B.2. Upgrading a RapidIO Design to the Intel Arria 10 and Intel Cyclone 10 GX Device Families ... FPGA Device Families Preliminary

RapidIO Intel FPGA IP User Guide · IV GX Variations ... B.2. Upgrading a RapidIO Design to the Intel Arria 10 and Intel Cyclone 10 GX Device Families ... FPGA Device Families Preliminary

Cyclone IV FPGA Device Family Overview, Cyclone IV - Altera

Cyclone IV FPGA Device Family Overview, Cyclone IV - Altera

Designing Image Processing Component using FPGA Deviceeri.staff.gunadarma.ac.id/Downloads/files/20249/sunny_seminar.pdfDesigning Image Processing Component using FPGA Device By : Sunny

Designing Image Processing Component using FPGA Deviceeri.staff.gunadarma.ac.id/Downloads/files/20249/sunny_seminar.pdfDesigning Image Processing Component using FPGA Device By : Sunny

MAX 10 FPGA Device Family Pin Connection … ® 10 FPGA Device Family Pin Connection Guidelines Preliminary PCG-01018-1.2 Altera recommends that you create a Quartus ® II design,

MAX 10 FPGA Device Family Pin Connection … ® 10 FPGA Device Family Pin Connection Guidelines Preliminary PCG-01018-1.2 Altera recommends that you create a Quartus ® II design,

FPGA-Based PID Controller Implementation - USP · FPGA-Based PID Controller Implementation Mohamed Abdelati The Islamic University of Gaza ... (PWM) device and an optical encoder

FPGA-Based PID Controller Implementation - USP · FPGA-Based PID Controller Implementation Mohamed Abdelati The Islamic University of Gaza ... (PWM) device and an optical encoder