Fet full explanations
-
Upload
sridhar-done -
Category
Engineering
-
view
532 -
download
1
Transcript of Fet full explanations
![Page 1: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/1.jpg)
FET ( Field Effect Transistor)
1. Unipolar device i. e. operation depends on only one type of charge carriers (h or e)
2. Voltage controlled Device (gate voltage controls drain current)
3. Very high input impedance (109-1012 )4. Source and drain are interchangeable in most Low-frequency
applications5. Low Voltage Low Current Operation is possible (Low-power
consumption)6. Less Noisy as Compared to BJT7. No minority carrier storage (Turn off is faster) 8. Self limiting device9. Very small in size, occupies very small space in ICs10. Low voltage low current operation is possible in MOSFETS 11. Zero temperature drift of out put is possiblek
Few important advantages of FET over conventional Transistors
![Page 2: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/2.jpg)
Types of Field Effect Transistors (The Classification)
» JFET
MOSFET (IGFET)
n-Channel JFETp-Channel JFET
n-Channel EMOSFET
p-Channel EMOSFET
Enhancement MOSFET
Depletion MOSFET
n-Channel DMOSFET
p-Channel DMOSFET
FET
![Page 3: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/3.jpg)
Figure: n-Channel JFET.
The Junction Field Effect Transistor (JFET)
![Page 4: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/4.jpg)
Gate
Drain
Source
SYMBOLS
n-channel JFET
Gate
Drain
Source
n-channel JFETOffset-gate symbol
Gate
Drain
Source
p-channel JFET
![Page 5: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/5.jpg)
Figure: n-Channel JFET and Biasing Circuit.
Biasing the JFET
![Page 6: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/6.jpg)
Figure: The nonconductive depletion region becomes broader with increased reverse bias. (Note: The two gate regions of each FET are connected to each other.)
Operation of JFET at Various Gate Bias Potentials
![Page 7: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/7.jpg)
P P +
-
DC Voltage Source
+
-+
-
N
N
Operation of a JFET
Gate
Drain
Source
![Page 8: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/8.jpg)
Figure: Circuit for drain characteristics of the n-channel JFET and its Drain characteristics.
Non-saturation (Ohmic) Region:
The drain current is given by
2
2 2
2DS
DSPGSP
DSSDS
VVVV
V
II
22 PGSP
DSSDS
VVV
II
2
1 and
P
GSDSSDS V
VII
Where, IDSS is the short circuit drain current, VP is the pinch off voltage
Output or Drain (VD-ID) Characteristics of n-JFET
Saturation (or Pinchoff) Region:
PGSDSVVV
PGSDSVVV
![Page 9: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/9.jpg)
Figure: n-Channel FET for vGS = 0.
Simple Operation and Break down of n-Channel JFET
![Page 10: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/10.jpg)
Figure: If vDG exceeds the breakdown voltage VB, drain current increases rapidly.
Break Down Region
N-Channel JFET Characteristics and Breakdown
![Page 11: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/11.jpg)
Figure: Typical drain characteristics of an n-channel JFET.
VD-ID Characteristics of EMOS FET
Saturation or Pinch off Reg.
Locus of pts where PGSDS VVV
![Page 12: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/12.jpg)
Figure: Transfer (or Mutual) Characteristics of n-Channel JFET
2
1
P
GSDSSDS V
VII
IDSS
VGS (off)=VP
Transfer (Mutual) Characteristics of n-Channel JFET
![Page 13: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/13.jpg)
JFET Transfer CurveThis graph shows the value of ID for a given value
of VGS
![Page 14: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/14.jpg)
Biasing Circuits used for JFET
• Fixed bias circuit• Self bias circuit• Potential Divider bias circuit
![Page 15: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/15.jpg)
JFET (n-channel) Biasing Circuits
2
1
P
GSDSSDS V
VII
0, GGSGSGGGG IFixedVVRIV
DDSDDDS
P
GSDSSDS
RIVV
VV
II
and
12
S
GSDS
SDSGS
RV
I
RIV
0
For Self Bias Circuit
For Fixed Bias CircuitApplying KVL to gate circuit we get
and
Where, Vp=VGS-off & IDSS is Short ckt. IDS
![Page 16: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/16.jpg)
JFET JFET BiasingBiasing Circuits Count… Circuits Count…or Fixed Bias Ckt.
![Page 17: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/17.jpg)
JFET Self (or Source) Bias Circuit
2
1 and
P
GSDSSDS V
VII
S
GS
P
GSDSS R
V
V
VI
2
1
0212
S
GS
P
GS
P
GSDSS R
V
V
V
V
VI
This quadratic equation can be solved for VGS & IDS
![Page 18: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/18.jpg)
The Potential (Voltage) Divider Bias
012
S
GSG
P
GSDSS R
VV
V
VI
DSGS I V gives equation quadratic this Solving and
![Page 19: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/19.jpg)
A Simple CS Amplifier and Variation in IDS with Vgs
![Page 20: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/20.jpg)
FET Mid-frequency Analysis:
g
s
rd gmv vi = v
ii io
vo
d
s
+ +
_ _
mid-frequency CE amplifier circuit
RD RL RTh vs
+
_
is
' 'o o ivi m L L d D L vs vi
i s s i
ii Th Th 1 2
i
Analysis of the CS mid-frequency circuit above yields:
v v ZA = = -g R , where R = r R R A = = A v v R + Z
vZ = = R , where R = R R i
L
o iI vi
i L
o oo d D P vi I
o iseen by R
i Z A = = Ai R
v pZ = = r R A = = A Ai p
A common source (CS) amplifier is shown to the right.
Rs Ci RL
Co
CSS vi
vo
+
+
vs
+
_ _
_
io
ii
D
S
G
VDD
VDD
R1
RSS
RD
R2
The mid-frequency circuit is drawn as follows:• the coupling capacitors (Ci and Co) and the bypass capacitor (CSS) are short circuits• short the DC supply voltage (superposition)• replace the FET with the hybrid- modelThe resulting mid-frequency circuit is shown below.
![Page 21: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/21.jpg)
FET Mid-frequency Analysis:
g
s
rd gmv vi = v
ii io
vo
d
s
+ +
_ _
mid-frequency CE amplifier circuit
RD RL RTh vs
+
_
is
' 'o o ivi m L L d D L vs vi
i s s i
ii Th Th 1 2
i
Analysis of the CS mid-frequency circuit above yields:
v v ZA = = -g R , where R = r R R A = = A v v R + Z
vZ = = R , where R = R R i
L
o iI vi
i L
o oo d D P vi I
o iseen by R
i Z A = = Ai R
v pZ = = r R A = = A Ai p
A common source (CS) amplifier is shown to the right.
Rs Ci RL
Co
CSS vi
vo
+
+
vs
+
_ _
_
io
ii
D
S
G
VDD
VDD
R1
RSS
RD
R2
The mid-frequency circuit is drawn as follows:• the coupling capacitors (Ci and Co) and the bypass capacitor (CSS) are short circuits• short the DC supply voltage (superposition)• replace the FET with the hybrid- modelThe resulting mid-frequency circuit is shown below.
![Page 22: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/22.jpg)
Procedure: Analysis of an FET amplifier at mid-frequency:
1) Find the DC Q-point. This will insure that the FET is operating in the saturation region and these values are needed for the next step.
2) Find gm. If gm is not specified, calculate it using the DC values of VGS as follows:
3) Calculate the required values (typically Avi, Avs, AI, AP, Zi, and Zo. Use the formulas for the appropriate amplifier configuration (CS, CG, CD, etc).
DSSDm GS P2
GS P
Dm GS T
GS
GS
2IIg = = V - V (for JFET's and DM MOSFET's) V VIg = = V - V (for EM MOSFET's)
V(Note: Uses DC value of V )
K
![Page 23: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/23.jpg)
PE-Electrical Review Course - Class 4 (Transistors)
Example 7:
Find the mid-frequency values for Avi, Avs, AI, AP, Zi, and Zo for the amplifier shown below. Assume that Ci, Co, and CSS are large.Note that this is the same biasing circuit used in Ex. 2, so VGS = -0.178 V.The JFET has the following specifications:DSS = 4 mA, VP = -1.46 V, rd = 50 k
10 k Ci 8 k
Co
CSS vi
vo
+
+
vs
+
_ _
_
io
ii
D
S
G
18 V 18 V
800 k
2 k
500
400 k
![Page 24: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/24.jpg)
FET Amplifier Configurations and Relationships:
'' ' m L
vi m L m L 'm L
'L d D L d D L SS L
i Th SS Thm
o d D d D SSm
i i ivs vi vi vi
s i s i s i
i i iI vi vi vi
L L L
P vi I vi I
CS CG CD
g RA -g R g R1 g R
R r R R r R R R R
1Z R R Rg
1Z r R r R Rg
Z Z ZA A A AR + Z R + Z R + Z
Z Z ZA A A AR R R
A A A A A
vi I
Th 1 2
A A
where R = R R
VCC
RD
S
R2
RSS
Rs Ci
RL
Co
C2
vi vo
+
+
vs
+
_ _ _
io ii
Common Gate (CG) Amplifier
R1
D
G
Note: The biasing circuit is the same for each amp.
Rs Ci RL
Co
CSS vi
vo
+
+
vs
+
_ _
_
io
ii
D
S
G
VDD
VDD
R1
RSS
RD
R2
Common Source (CS) Amplifier
Rs C i
vi
+
vs
+
_
_
ii G
VDD
VDD
R1
RSS
R2
Common Drain (CD) Amplifier (also called “source follower”)
RL
C o
vo
+
_
io
D
S
![Page 25: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/25.jpg)
Figure: Circuit symbol for an enhancement-mode n-channel MOSFET.
![Page 26: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/26.jpg)
Figure: n-Channel Enhancement MOSFET showing channel length L and channel width W.
![Page 27: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/27.jpg)
Figure: For vGS < Vto the pn junction between drain and body is reverse biased and iD=0.
![Page 28: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/28.jpg)
Figure: For vGS >Vto a channel of n-type material is induced in the region under the gate. As vGS increases, the channel becomes thicker. For small values of vDS ,iD is proportional to vDS.
The device behaves as a resistor whose value depends on vGS.
![Page 29: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/29.jpg)
Figure: As vDS increases, the channel pinches down at the drain end and iD increases more slowly. Finally for vDS> vGS -Vto, iD becomes constant.
![Page 30: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/30.jpg)
Current-Voltage Relationship of n-EMOSFET
Locus of points where
![Page 31: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/31.jpg)
Figure: Drain characteristics
![Page 32: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/32.jpg)
Figure: This circuit can be used to plot drain characteristics.
![Page 33: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/33.jpg)
Figure: Diodes protect the oxide layer from destruction by static electric charge.
![Page 34: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/34.jpg)
Figure: Simple NMOS amplifier circuit and Characteristics with load line.
![Page 35: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/35.jpg)
Figure: Drain characteristics and load line
![Page 36: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/36.jpg)
Figure vDS versus time for the circuit of Figure 5.13.
![Page 37: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/37.jpg)
Figure Fixed- plus self-bias circuit.
![Page 38: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/38.jpg)
Figure Graphical solution of Equations (5.17) and (5.18).
![Page 39: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/39.jpg)
Figure Fixed- plus self-biased circuit of Example 5.3.
![Page 40: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/40.jpg)
Figure The more nearly horizontal bias line results in less change in the Q-point.
![Page 41: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/41.jpg)
Figure Small-signal equivalent circuit for FETs.
![Page 42: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/42.jpg)
Figure FET small-signal equivalent circuit that accounts for the dependence of iD on vDS.
![Page 43: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/43.jpg)
Figure Determination of gm and rd. See Example 5.5.
![Page 44: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/44.jpg)
Figure Common-source amplifier.
![Page 45: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/45.jpg)
For drawing an a c equivalent circuit of Amp.•Assume all Capacitors C1, C2, Cs as short circuit elements for ac signal•Short circuit the d c supply•Replace the FET by its small signal model
![Page 46: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/46.jpg)
Analysis of CS Amplifier
LgsmLoo
gs
ov
RvgRiv
v
vA
gain, Voltage
dDLLmgs
ov
rRRRgv
vA ,
Dd
DdDdo Rr
RrRrZ
imp., put Out
21 imp., Input RRRZGin
A C Equivalent Circuit
Simplified A C Equivalent Circuit
![Page 47: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/47.jpg)
Analysis of CS Amplifier with Potential Divider Bias
)R||(rgAv Ddm
DR10r D,m
dRgAv
)R||(rgAv Ddm
This is a CS amplifier configuration therefore the input is on the gate and the output is on the drain. 21 R||RZi
Dd R||rZo
DdD 10RrRZo
![Page 48: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/48.jpg)
Figure vo(t) and vin(t) versus time for the common-source amplifier of Figure 5.28.
![Page 49: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/49.jpg)
Figure Common-source amplifier.
An Amplifier Circuit using MOSFET(CS Amp.)
![Page 50: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/50.jpg)
Figure Small-signal equivalent circuit for the common-source amplifier.
A small signal equivalent circuit of CS Amp.
![Page 51: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/51.jpg)
Figure vo(t) and vin(t) versus time for the common-source amplifier of Figure 5.28.
![Page 52: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/52.jpg)
Figure Gain magnitude versus frequency for the common-source amplifier of Figure 5.28.
![Page 53: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/53.jpg)
Figure Source follower.
![Page 54: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/54.jpg)
Figure Small-signal ac equivalent circuit for the source follower.
![Page 55: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/55.jpg)
Figure Equivalent circuit used to find the output resistance of the source follower.
![Page 56: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/56.jpg)
Figure Common-gate amplifier.
![Page 57: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/57.jpg)
Figure See Exercise 5.12.
![Page 58: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/58.jpg)
Figure Drain current versus drain-to-source voltage for zero gate-to-source voltage.
![Page 59: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/59.jpg)
Figure n-Channel depletion MOSFET.
![Page 60: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/60.jpg)
Figure Characteristic curves for an NMOS transistor.
![Page 61: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/61.jpg)
Figure Drain current versus vGS in the saturation region for n-channel devices.
![Page 62: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/62.jpg)
Figure p-Channel FET circuit symbols. These are the same as the circuit symbols for n-channel devices, except for the directions of the arrowheads.
![Page 63: Fet full explanations](https://reader031.fdocuments.net/reader031/viewer/2022021502/58eee8cf1a28ab61408b4627/html5/thumbnails/63.jpg)
Figure Drain current versus vGS for several types of FETs. iD is referenced into the drain terminal for n-channel devices and out of the drain for p-channel devices.