Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I...

17
10/4/2013 1 Electronics I Lecture 28 Introduction to Field Effect Transistors (FET’s) Muhammad Tilal Department of Electrical Engineering CIIT Attock Campus COMSATS (Rev. 1.0) The COMSATS logo and “COMSATS” is the property of CIIT, Pakistan and subject to the copyrights and ownership of COMSATS. Duplication & distribution of this work for Non Academic or Commercial use without prior permission is prohibited. The theme of this presentation is an inspiration from the one used in S2 Department of Chalmers University of Technology, Gothenburg, Sweden. Last Time BJT Design Operations. Fixed Bias Configuration. Emitter Stabilized Bias Configuration. Voltage Divider Bias Configuration. Concepts Determination of Collector Resistance, RC. Determination of Emitter Resistance, RE. Determination of Base Resistance, RC/R1/R2. 10/4/2013 © Muhammad Tilal 2 COMSATS

Transcript of Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I...

Page 1: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

1

Electronics ILecture 28

Introduction to Field Effect Transistors (FET’s)

Muhammad TilalDepartment of Electrical Engineering

CIIT Attock Campus

COMSATS (Rev. 1.0)

The COMSATS logo and “COMSATS” is the property of CIIT, Pakistan and subject to the copyrights and ownership of COMSATS. Duplication & distribution of this work for Non Academic or Commercial use without prior permission is prohibited.The theme of this presentation is an inspiration from the one used in S2 Department of Chalmers University of Technology, Gothenburg, Sweden.

Last Time

• BJT Design Operations.

– Fixed Bias Configuration.

– Emitter Stabilized Bias Configuration.

– Voltage Divider Bias Configuration.

• Concepts– Determination of Collector Resistance, RC.

– Determination of Emitter Resistance, RE.

– Determination of Base Resistance, RC/R1/R2.

10/4/2013 © Muhammad Tilal 2

COMSATS

Page 2: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

2

Session Overview

10/4/2013 © Muhammad Tilal 3

COMSATS

Topic Introduction to FET’s.

ConceptsBJT vs FET, FET Types, FET Construction, FETOperation, Pinch off.

RecommendedReading

Sections ?? Of [1]

KeywordsFET, BJT, Current Controlled, Voltage controlled,JFET, MOSFET, Gate, Source, Drain, Pinch off.

BJT Vs FET (1)

• BJT is a current controlled device– Base current (IB) controls the collector current

(IC).– This implies IC is a direct function of IB.

• FET is a voltage controlled device.– Gate to Source voltage (VGS) controls the

current I.– This implies I is a direct function of VGS.

• BJT is a bipolar device– Both electrons and holes constitute the current.

• FET is a uni-polar device.– Only electrons (n- channel) or only holes(p-

channel) constitute the current.

10/4/2013 © Muhammad Tilal 4

COMSATS

Bipolar Unipolar

Thomas L. Floyd, Electronic Devices (Conventional Current Version), 7th Edition, Pearson Education Inc, ISBN: 978- 81- 7758- 643- 5.

Page 3: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

3

BJT Vs FET (2)

BJT• Low Input Impedance.

• More sensitive to the changes in the applied signal.– Change in output with input change

is greater.

• Less temperature stability.

• Larger in size

FET

• High Input Impedance.

– Important for linear ac amp design.

• Less sensitive to the changes in the applied signal.

• More temperature stable.

– Better suited in temperature sensitive applications.

• Smaller in size.– Better for IC manufacturing.

10/4/2013 © Muhammad Tilal 5

COMSATS

Classification of FET’s

10/4/2013 © Muhammad Tilal 6

COMSATS

• FET: Field Effect Transistor.• MOSFET: Metal Oxide Semiconductor Field Effect Transistor.• JFET: Junction Field Effect Transistor.

FET

MOSFET

Enhancement Type

Depletion Type

JFET

Page 4: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

4

JFET Structure

• Figure shows an n channel JFET.– Upper end is Drain.

– Lower end is Source.

– The p type regions are connectedtogether and called as Gate.

• For p channel JFET, the terminalsremain same but the n and p typematerials replace each other.

10/4/2013 © Muhammad Tilal 7

COMSATS

JFET Structural Diagram

JFET Schematic Diagram

Thomas L. Floyd, Electronic Devices (Conventional Current Version), 7th Edition, Pearson Education Inc, ISBN: 978- 81- 7758- 643- 5.

Basic Operation

• VDD provides – Drain to source voltage.– Current from drain to source.

• VGS sets – The reverse bias voltage between the

gate and the source.

• In JFET operation– The gate- source pn junction is always

reverse biased.– This reverse biasing produces a depletion

region along the pn junction.– This depletion region extends to n

channel and channel width & resistanceare increased.

10/4/2013 © Muhammad Tilal 8

COMSATS

Thomas L. Floyd, Electronic Devices (Conventional Current Version), 7th Edition, Pearson Education Inc, ISBN: 978- 81- 7758- 643- 5.0

Page 5: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

5

Operating Conditions for JFET

• Three basic operating conditions for a JFET– VGS= 0, VDS at some positive value.

– VGS < 0, VDS at some positive value.

– Voltage controlled resistor.

• For n– channel JFET – VGS may never be positive.

• For p- channel JFET – VGS may never be negative.

10/4/2013 © Muhammad Tilal 9

COMSATS

JFET Characteristics and Parameters

• When VGS = 0V and VDD is increased from 0 to more positive value

– The depletion region between p- gate andn- channel increases as electrons from n-channel combine with holes from p- gate.

– Increasing the depletion region decreasesthe size of the n- channel which increasesthe resistance of the n- channel.

– Even though n- channel resistance isincreasing, the current ID from source todrain from n- channel is increasing becauseVDS is increasing.

10/4/2013 © Muhammad Tilal 10

COMSATS

Robert L. Boylestad, Electronic Devices and Circuit Theory,8th Edition, Pearson Education Inc, ISBN: 81-7808-590-9.

Page 6: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

6

Pinch Off

• If VGS= 0 and VDS is further increased tomore positive voltage, then thedepletion zone becomes so large that itpinches off the n- channel.

• The current ID should drop to 0A but itshows an opposite behavior- IDincrease with increasing VDS.

10/4/2013 © Muhammad Tilal 11

COMSATS

Robert L. Boylestad, Electronic Devices and Circuit Theory,8th Edition, Pearson Education Inc, ISBN: 81-7808-590-9.

Saturation

• At pinch off point– Any further increase in VGS does not

produce an increase in ID. VDS at pinchoff is denoted as Vp.

– ID is at saturation or maximum anddenoted as IDSS.

– The ohmic value of the channel ismaximum.

10/4/2013 © Muhammad Tilal 12

COMSATS

Robert L. Boylestad, Electronic Devices and Circuit Theory,8th Edition, Pearson Education Inc, ISBN: 81-7808-590-9.

Page 7: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

7

VGS < 0V

10/4/2013 © Muhammad Tilal 13

COMSATS

• As VGS becomes more negative– Depletion region increases.

– The JFET experiences pinch off voltage at alower voltage.

– ID decreases (ID<IDSS) even though VDS isincreased.

– Eventually ID reaches 0A. VGS at this pointis called VP or VGS (off).

– At high levels of VDS, the JFET reaches abreakdown situation. ID increasesuncontrollably if VDS > VDSmax.

Robert L. Boylestad, Electronic Devices and Circuit Theory,8th Edition, Pearson Education Inc, ISBN: 81-7808-590-9.

VGS < 0V

10/4/2013 © Muhammad Tilal 14

COMSATS

Robert L. Boylestad, Electronic Devices and Circuit Theory,8th Edition, Pearson Education Inc, ISBN: 81-7808-590-9.

Page 8: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

8

Voltage Controlled Resistor

10/4/2013 © Muhammad Tilal 15

COMSATS

• The region to the left of thepinch off is called Ohmicregion.

• The JFET can be used as avariable resistor where VGS

controls the drain-sourceresistance (rd) . AS VGS

becomes more negative, rd

increases

Robert L. Boylestad, Electronic Devices and Circuit Theory,8th Edition, Pearson Education Inc, ISBN: 81-7808-590-9.

References

[1] Thomas L. Floyd, Electronic Devices (Conventional Current Version), 7th

Edition, Pearson Education Inc, ISBN: 978- 81- 7758- 643- 5.

[2] Robert L. Boylestad, Electronic Devices and Circuit Theory, 8th Edition,Pearson Education Inc, ISBN: 81-7808-590-9.

10/4/2013 © Muhammad Tilal 16

COMSATS

Page 9: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

1

Electronics ILecture 29

JFET’s Transfer Characteristics

Muhammad TilalDepartment of Electrical Engineering

CIIT Attock Campus

COMSATS (Rev. 1.0)

The COMSATS logo and “COMSATS” is the property of CIIT, Pakistan and subject to the copyrights and ownership of COMSATS. Duplication & distribution of this work for Non Academic or Commercial use without prior permission is prohibited.The theme of this presentation is an inspiration from the one used in S2 Department of Chalmers University of Technology, Gothenburg, Sweden.

Last Time

• Introduction to FETs.

– Comparison with BJT.

– Classification of FETs.

– Structure of JFET’s.

– Operation of JFET.

10/4/2013 © Muhammad Tilal 2

COMSATS

Page 10: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

2

Session Overview

10/4/2013 © Muhammad Tilal 3

COMSATS

Topic JFET Transfer Characteristics and DC Biasing.

ConceptsShockley’s Equation, Transfer Curve, Application ofShockley’s Equation, FET DC Biasing.

RecommendedReading

Section(s) ?? of [1]Section(s) ?? of [2]

Keywords JFET, Shockley, Gate, Source, Drain, Pinch off, VGS.

Transfer Characteristics

• For BJTs IB and IC are related by β– IC = β IB.

– It is a linear relationship where β is constant.

• For JFET the transfer characteristics of input to output is not alinear and straightforward function.

• In JFET, VGS and ID are related by

10/4/2013 © Muhammad Tilal 4

COMSATS

Where ID = Drain current.IDSS = Maximum drain current.VGS= Gate to source voltage.Vp = Pinch off voltage.

Page 11: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

3

Transfer Curve

• There are two approaches to be applied for the DC analysis.– Graphical.– Mathematical.

• Graphical approach is more direct and easier in terms of application.

• For graphical approach, two plots are required– Device characteristics plot.– Network equation plot.

‘The transfer characteristics defined by Shockley’s equation are unaffected by the network in which the device is

employed’.

10/4/2013 © Muhammad Tilal 5

COMSATS

Transfer Curve

10/4/2013 © Muhammad Tilal 6

COMSATS

Thomas L. Floyd, Electronic Devices (Conventional Current Version), 7th Edition, Pearson Education Inc, ISBN: 978- 81- 7758- 643- 5.

Page 12: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

4

Shockley’s Equation (Application)

10/4/2013 © Muhammad Tilal 7

COMSATS

• The transfer curve can be obtained directly from Shockley’sequation

Shorthand Method (Shockley’s Eq)

10/4/2013 © Muhammad Tilal 8

COMSATS

• The transfer curve can be obtained directly from Shockley’sequation

Page 13: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

5

Example

10/4/2013 © Muhammad Tilal 9

COMSATS

• Example 5-1 (Boylestad):

Sketch the transfer curve defined by IDSS = 12 mA and Vp = -6V.

Example

10/4/2013 © Muhammad Tilal 10

COMSATS

• Example 5-2 (Boylestad):

Sketch the transfer curve for a p channel device with IDSS = 4

mA and Vp = 3V.

Page 14: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

6

DC Biasing (Fixed Bias Confg)

10/4/2013 © Muhammad Tilal 11

COMSATS

Thomas L. Floyd, Electronic Devices (Conventional Current Version), 7th Edition, Pearson Education Inc, ISBN: 978- 81- 7758- 643- 5.

Fixed Bias Configuration

10/4/2013 © Muhammad Tilal 12

COMSATS

Thomas L. Floyd, Electronic Devices (Conventional Current Version), 7th Edition, Pearson Education Inc, ISBN: 978- 81- 7758- 643- 5.

Page 15: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

7

Fixed Bias Configuration

10/4/2013 © Muhammad Tilal 13

COMSATS

Thomas L. Floyd, Electronic Devices (Conventional Current Version), 7th Edition, Pearson Education Inc, ISBN: 978- 81- 7758- 643- 5.

Shockley Equation Plot

10/4/2013 © Muhammad Tilal 14

COMSATS

Thomas L. Floyd, Electronic Devices (Conventional Current Version), 7th Edition, Pearson Education Inc, ISBN: 978- 81- 7758- 643- 5.

Page 16: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

8

Graphical Solution

10/4/2013 © Muhammad Tilal 15

COMSATS

Thomas L. Floyd, Electronic Devices (Conventional Current Version), 7th Edition, Pearson Education Inc, ISBN: 978- 81- 7758- 643- 5.

Example

10/4/2013 © Muhammad Tilal 16

COMSATS

• Example 6-1 (Boylestad):

Determine VGSQ, IDQ, VDS, VD, VG, VS for the given network.

Thomas L. Floyd, Electronic Devices (Conventional Current Version), 7th Edition, Pearson Education Inc, ISBN: 978- 81- 7758- 643- 5.

Page 17: Electronics Ielectronics-2.weebly.com/uploads/1/3/0/5/13056901/fet_lectures.pdf · Electronics I Lecture 28 ... –Fixed Bias Configuration. –Emitter Stabilized Bias Configuration.

10/4/2013

9

References

[1] Thomas L. Floyd, Electronic Devices (Conventional Current Version), 7th

Edition, Pearson Education Inc, ISBN: 978- 81- 7758- 643- 5.

[2] Robert L. Boylestad, Electronic Devices and Circuit Theory, 8th Edition, Pearson Education Inc, ISBN: 81-7808-590-9.

10/4/2013 © Muhammad Tilal 17

COMSATS