ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices
-
Upload
evelyn-rodriguez -
Category
Documents
-
view
46 -
download
0
description
Transcript of ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices
![Page 1: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/1.jpg)
ECE 3110: Introduction to Digital Systems
Chapter 6 Combinational Logic Design Practices
Three-state devices
Multiplexers
![Page 2: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/2.jpg)
Three State Buffers/Drivers
A buffer/inverter with enable input
Buffer Buffer Inverter Inverter Active High Enable Active Low Enable Active High Enable Active Low Enable
The device behaves like an ordinary buffer/inverter when the enable input is asserted.
The output is floating ( High Impedance, Hi-Z ) when the enable input is deasserted ( The input is isolated from the output, behaves as if it did not exist)
Application: Controlling the access of a single line/bus by multiple devices
![Page 3: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/3.jpg)
Three-state buffers
Output = LOW, HIGH, or Hi-Z.
Can tie multiple outputs together, if at most one at a time is driven.
![Page 4: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/4.jpg)
8 sources share a three-state party line
![Page 5: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/5.jpg)
Timing considerations
![Page 6: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/6.jpg)
Standard SSI/MSI 3-state buffers
SSI: 74x125, 74x126 (independent enable inputs)
MSI: 74x541 and varieties such as 74x540, 74x240, 74x241
![Page 7: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/7.jpg)
Octal non-inverting 3-state buffer
Hysteresis
![Page 8: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/8.jpg)
Driver application
![Page 9: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/9.jpg)
Pairs of 3-state buffers connected in opposite directions between each pair of pins, so data can be transferred in either direction.
DIR determines the direction of transfer (A-->B or B-->A)
Three-state transceiver
![Page 10: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/10.jpg)
Transceiver application
Bidirectional buses
![Page 11: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/11.jpg)
Multiplexers (mux)
Select one of n sources of data to transmit on a bus.
E.g. Put between Processor’s registers and ALU
A 16-bit processor where 3-bit field specifies one of 8 registers.
The 3-bit field is connected to the select inputs of an 8-input, 16-bit mux.
![Page 12: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/12.jpg)
MSI: 74x1518-input 1-bit multiplexer
![Page 13: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/13.jpg)
74x151 truth table
![Page 14: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/14.jpg)
Other multiplexer varieties
2-input, 4-bit-wide 74x157
4-input, 2-bit-wide 74x153
![Page 15: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/15.jpg)
Expanding Multiplexers
32-to-1 mux
![Page 16: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/16.jpg)
Demultiplexers
A mux is used to select one of n sources of data to transmit on a bus.
A demultiplexer can be used to route the bus data to one of m destinations. Just the inverse of a mux.
A binary decoder with an enable input can be used as a demux. E.g. 74x139 can be used as a 2-bit, 4-output demux.
![Page 17: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/17.jpg)
Homework #8
Notes: On all timing calculation problems, describe the circuit path used and show each number in the calculation. For problem 5.19, use real 74x parts ONLY and include specific 74x part numbers for all components used on the diagram.
![Page 18: ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices](https://reader036.fdocuments.net/reader036/viewer/2022062517/56813090550346895d966d4d/html5/thumbnails/18.jpg)
Next…
X-OR gates and Parity circuits Comparators
Reading Wakerly CH-6.8-6.9