EB98 - ECP5 Versa Evaluation Board User Guide board features an ECP5 FPGA with a 1.1 V core supply....
32
March 2015 EB98_1.0 ECP5 Versa Evaluation Board User Guide
Transcript of EB98 - ECP5 Versa Evaluation Board User Guide board features an ECP5 FPGA with a 1.1 V core supply....
March 2015EB98_1.0
ECP5 Versa Evaluation Board
User Guide
2
ECP5 Versa Evaluation Board User Guide
IntroductionThe ECP5™ Versa Evaluation Board allows designers to investigate and experiment with the features of the ECP5 Field-Programmable Gate Array. The features of the ECP5 Versa Evaluation Board can assist engineers with rapid prototyping and testing of their specific designs. The ECP5 Versa Evaluation Board is part of the ECP5 Versa Development Kit. The guide is intended to be referenced in conjunction with demo user’s guides to demonstrate the ECP5 FPGA.
Figure 1. ECP5 Versa Evaluation Board, Top Side
1/100/1000RJ-45
Connections
USBProgramming
J3 – JTAGInterface
PCI Express x1
On-BoardClock
Management
12V DCPower Input
Expansion ConnectorsDDR3
MemorySERDES Test
SMA ConnectorsLED
Display
GSRn &PROGRAMnPush-buttons
UserSwitches
Status LEDs
SPI FlashConfigurationMemory
Features• Half-length PCI Express form-factor
— Allows demonstration of PCI Express x1 interconnection
• Electrical testing of one full-duplex SERDES channel via SMA connections
• USB-B connection for UART and device programming
• Two RJ45 interfaces to 10/100/1000 Ethernet to RGMII
• On-board Boot Flash— 128M Serial SPI Flash
• DDR3-1866 memory components (64Mb/x16)
• Expansion mezzanine interconnection for prototyping
• 14-segment alpha-numeric display
• Switches, LEDs and displays for demo purposes
• Diamond® programming support
• On-board reference clock sources
3
ECP5 Versa Evaluation Board User Guide
The contents of this user’s guide include top-level functional descriptions of the various portions of the evaluation board, descriptions of the on-board connectors, diodes and switches and a complete set of schematics.
Caution: The ECP5 Versa Evaluation Board contains ESD-sensitive components. ESD safe practices should be followed while handling and using the evaluation board.
ECP5 DeviceThis board features an ECP5 FPGA with a 1.1 V core supply. It can accommodate all pin-compatible ECP5 devices in the 381 ball caBGA package. A complete description of this device can be found in DS1044, ECP5 Family Data Sheet.
Note: The connections referenced in this document refer to the LFE5UM-45F-8BG381C device.
Applying Power to the Board The ECP5 Versa Evaluation Board is ready to power on. The board can be supplied with power from a PCI Express host system or standalone with an external wall power module.
The 12 V DC input power source is fused with a surface mounted fuse, as noted in Table 1.
Table 1. Board Power Supply Fuses (See Appendix A, Sheet 2, Figure 11- Voltage Regulators)
Fuse Designator Description
F1 12 V Input Supply Fuse
The board may be plugged into a host PC. Only plug the board into a PCI Express slot when the system is powered off. Once inserted, the PC can be safely powered on.
Using the evaluation board outside of a PC chassis supply requires the factory-supplied wall supply module. Use of other supplies is not suggested.
Figure 2. Power Distribution Scheme (See Appendix A, Sheet 2, Figure 11- Voltage Regulators)
12 V, 5 A fused Status LED: D13
VCC Core: 1.1 V, 1.35 A Status LED: D10
1.5 V, 1.1 A Status LED: D11
3.3 V, 1.35 A Status LED: D9
2.5 V, 1.1 A Status LED: D31
SERDES VCCHTX0: 1.1 V, 0.5 A
SERDES VCCA0: 1.1 V, 0.5 A Status LED: D12
SW
EN
SW
EN
LDO
SW
EN
SW
EN
LDO
4
ECP5 Versa Evaluation Board User Guide
Programming/FPGA ConfigurationThe ECP5 Versa Evaluation Board has a built-in download controller for programming the ECP5 FPGA. The built-in module consists of a USB Type-B connector and a USB UART device. To use the built-in download cable, simply connect a standard USB cable (a USB-B to USB-A cable is included with the ECP5 Versa Development Kit) from J2 to your PC (with Diamond programming software installed). The USB hub on the PC will detect the addition of the USB function, making the built-in cable available for use with the Diamond programming software. The USB cable is connected in parallel to J3.
Alternate Programmer Download InterfaceJ3 is a 10 pin JTAG connector that is provided for use with an external Lattice download cable (available sepa-rately). A USB download cable can be attached to the board using J3 to interface with the FPGA (U1).
Note: Resistors R38, R33, R32 and R36 need to be removed.
The same interface can be used to access the ispClock 5406D clock device (U13) by reconfiguring the jumpers on J50 (See Appendix A, Sheet 3, Figure 12 - Programming). U13 is factory-programmed for use with the reference designs and should only be altered for customized designs.
Table 2. JTAG Connector Pinout (J3) (See Appendix A, Sheet 3, Figure 12 - Programming)
Pin Function Color
1 PWR Red
2 TDO Brown
3 TDI Orange
4 PROGRAMn Yellow
5 N/C —
6 TMS Purple
7 GND Black
8 TCK White
9 DONE Green
10 INITn Blue
Diamond Programmer RequirementsNote: This board includes the built-in download module and only requires the USB cable included with the board. After initial board setup, use the following procedure to program the board. Instructions assume that Diamond Pro-grammer software has been installed on a local PC.
Requirements:
• PC with Diamond Programmer 3.2 (or later) programming software, installed with appropriate drivers (USB driver for USB cable).
Note: An option to install these drivers is included as part of the Diamond Programmer setup.
5
ECP5 Versa Evaluation Board User Guide
Board ProgrammingConfiguration Status Indicators(See Appendix A, Sheet 3, Figure 12 - Programming)
Figure 3. ECP5 Status LEDs and Push-button Controls
The LEDs indicate the configuration status of the ECP5 FPGA.
• D17 (red) illuminated indicates that programming was aborted or reinitialized, driving the INITN output low.
• D20 (green) illuminated indicates the successful completion of configuration by releasing the open collector DONE output pin.
• D19 (red) illuminated indicates that PROGRAMN is low.
• D18 (red) illuminated indicates that GSRN is low.
PROGRAMN and GSRNThese push-button switches assert/de-assert the logic levels on PROGRAMN (SW2) and GSRN (SW1). Depress-ing the button drives a logic level “0” to the device.
Programming Serial SPI Flash MemoryA serial SPI (16-pin TSSOP, 128M) Flash memory device (U52) is on-board for non-volatile configuration memory storage. A Micron N25Q128A device is populated on-board.
The Serial SPI Flash memory device can be configured easily via the ECP5 JTAG port. This mode enables the FPGA to be programmed at power-up or assertion of PROGRAMN with a bitstream stored in the memory device.
1. Connect the ECP5 Versa Evaluation Board.
2. Scan the board or select the LFE5UM-45F device in the ECP5UM device family.
3. From the Edit pull down menu select Device Properties. Set the Access mode to SPI Flash Background Pro-gramming and Operation to SPI Flash Erase, Program, Verify.
6
ECP5 Versa Evaluation Board User Guide
Figure 4. Diamond Programmer Main Screen
4. Under the SPI Flash Options, select Family to SPI Serial Flash, Vendor to Micron, Device to SPI-N25Q128A, Package to 16-pin SOIC.
Figure 5. Device Properties Dialog Box
5. Click OK in the Device Properties dialog box. You will return to the main configuration screen.
6. Set J50 jumper to ECP5 programming (See Appendix A, sheet 3 "Programming")
7. From the main programming window, select Program from the top toolbar. This begins the SPI Serial Flash programming.
7
ECP5 Versa Evaluation Board User Guide
On-Board Clock Capabilities(See Appendix A, Sheet 9, Figure 18 - Reference Clock Generator)
The ECP5 Versa Evaluation Board allows for several clock source options. Some of these options are controlled via the ispClock5406D programmable clock manager device. The ispClock5406D enables the reference clock from the PCI Express interface to provide a reference clock to the SERDES. This is true only when the board is in a PCI Express host socket. When the board is not in a PCI Express host socket, the clock will be supplied by a 156.25 MHz clock on-board oscillator. Both clock inputs can be fanned out to the dedicated SERDES reference inputs, FPGA inputs, and to the expansion connectors. The factory default programming only connects the SERDES refer-ence clock inputs. Factory-defined demonstration designs will control and manage the clock.
Figure 6. Clock Controller Scheme
Clock Select
PCI Express
156.25 MHz On-board Oscillator
FPGA Clock
SERDES D0 Reference
Clock
SERDES D1 Reference
Clock
Expansion Interface Clock
PCLKT0 A4
PCLKC0
A5
REFCLKP_D0 Y11
REFCLKN_D0
Y12
REFCLKP_D1 Y19
REFCLKN_D1
W20
Factory Default Clock Programming SERDES Reference Clocks Only
8
ECP5 Versa Evaluation Board User Guide
General Purpose Clock SourceAn on-board 100 MHz LVDS oscillator is provided for general purpose use. This clock source is connected to differ-ential inputs P3 and P4 and must be used as LVDS inputs to the FPGA. This pin pair also provides optimal inter-face to the FPGA PLL for customized use.
The PCI Express add-in card specification requires add-in boards to include capabilities to tell the host of its pres-ence. The ECP5 Versa Evaluation Board allows this optional connection via a board jumper. The factory default will have two jumpers installed as shown below for the PRSNT connection to the PCI Express host.
Figure 7. PCI Express PRSNT Control Connection
J4
1 2
3 4
5 6
PCI Express PRSNT Jumper Selector
SERDES The ECP5 quad-based SERDES FPGA is utilized on the board for several purposes. The PCSA quad is provi-sioned to provide a single, full-duplex PCI Express channel. The high-speed signals are connected to the PCI Express edge connection.
Table 3. PCI Express Channel Interconnections
Signal Name SERDES Port FPGA Ball Number
PETp0 HDRXP0_D0CH0 Y5
PETn0 HDRXN0_D0CH0 Y6
PERp0 HDTXP0_D0CH0 W4
PERn0 HDTXN0_D0CH0 W5
Table 4. SMA Test Interconnections
Connector SERDES Port FPGA Ball Number
J5 HDRXP0_D0CH1 Y7
J6 HDRXN0_D0CH1 Y8
J7 HDTXP0_D0CH1 W8
J8 HDTXN0_D0CH1 W9
9
ECP5 Versa Evaluation Board User Guide
FPGA Test Pins(See Appendix A, Sheet 8, Figure 17 - LEDs and Switches)
General Purpose DIP SwitchesGeneral purpose FPGA pins are available for user applications. FPGA pins are connected to switch SW3, a SPST slide-actuated DIP switch. The switches are connected to logic level 0 when moved to the ON position. Switch posi-tion 1 is indicated with an arrow. Inputs 1-4 are within a 1.5 V bank and inputs 5-8 are within a 2.5 V bank. The user must program inputs 1-4 to be the LVCMOS15 type and inputs 5-8 to be the LVCMOS25 type in the design.
Figure 8. ECP5 Versa Evaluation Board LEDs and Switches
The designated pins are connected according to Table 5.
Table 5. FPGA Ball to DIP Switch Position
FPGA Ball Number SW3 DIP Switch Position
H2 1
K3 2
G3 3
F2 4
J18 5
K18 6
J19 7
K20 8
10
ECP5 Versa Evaluation Board User Guide
General Purpose LEDs(See Appendix A, Sheet 8, Figure 17 - LEDs and Switches)
The LEDs provided on the ECP5 Versa Evaluation Board are connected to general purpose FPGA I/Os. These LEDs provide status for user designs and must be included in the design. The LEDs illuminate when the FPGA out-put is driven LOW. Table 6 shows the LED and associated FPGA pins. These pins are within an I/O bank con-nected to 2.5 V and the user should program these to be LVCMOS25 type outputs in the design.
Table 6. LED Definitions
LED Number FPGA Ball Number PCB Designator LED Color
LED0 E18 D21 Green
LED1 D18 D22 Green
LED2 D17 D24 Yellow
LED3 E16 D25 Yellow
LED4 F17 D26 Red
LED5 F18 D27 Red
LED6 F16 D29 Red
LED7 E17 D28 Red
Alpha-numeric LED Display(See Appendix A, Sheet 8, Figure 17 - LEDs and Switches)
A 14-segment alpha-numeric display is provided on the board (D23). These LED segments are connected to gen-eral-purpose FPGA I/Os. The LEDs must be included in the FPGA design. The LEDs illuminate when the FPGA output is driven LOW. Table 7 shows the LED and associated FPGA pins. These pins are within an I/O bank con-nected to 2.5 V and the user should program these to be LVCMOS25 outputs in the design.
Figure 9. 14-Segment Display
11
ECP5 Versa Evaluation Board User Guide
Table 7. Alpha-numeric LED Definitions
Display FPGA Ball Number Display FPGA Ball Number
A M20 J N18
B L19 K P17
C M19 L N17
D L16 M P16
E L17 N R16
F M18 P R17
G N16 DP U1
H M17
DDR3 Memory Device(See Appendix A, Sheet 7, Figure 16 - DDR3 Memory)
• The ECP5 Versa Evaluation Board is equipped with an SDRAM memory device (1.5 V, 64 Mb/x16, 96-ball FBGA, 933 MHz, DDR3-1866) such as the Micron MT41K64M16TW-107:J device.
• The DDR3 memory includes a 16-bit wide memory controller interface.
• The board includes termination of data, address and command signals. It includes all power and external compo-nents needed to demonstrate the memory controller of the ECP5 device.
• A 100 MHz on-board clock oscillator is available to provide a DDR3 reference clock.
12
ECP5 Versa Evaluation Board User Guide
Table 8. DDR3 Memory Controller Interconnections
DDR3 SignalFPGA Ball
Number DDR3 SignalFPGA Ball
Number
DQ0 L5 A0 P2
DQ1 F1 A1 C4
DQ2 K4 A2 E5
DQ3 G1 A3 F5
DQ4 L4 A4 B3
DQ5 H1 A5 F4
DQ6 G2 A6 B5
DQ7 J3 A7 E4
DQ8 D1 A8 C5
DQ9 C1 A9 E3
DQ10 E2 A10 D5
DQ11 C2 A11 B4
DQ12 F3 A12 C3
DQ13 A2 K_0 M4
DQ14 E1 K_0# N5
DQ15 B1 CAS# L1
DQS0 K2 BA0 P5
DQS0# J1 BA1 N3
DQS1 H4 BA2 M3
DQS1# G5 ODT L2
CE0 N2 CS0# K1
RAS# P1 WE# M1
CLKP P3 VREF K5
CLKN P4 DM0 J4
RST# N4 DM1 H5
13
ECP5 Versa Evaluation Board User Guide
Ethernet Interfaces(See Appendix A, sheets 5 and 6 "10/100/1000-T PHY#x/RJ45")
Two Marvell 88E1512 Gigabit Ethernet transceiver devices (U14 and U15) are included on the board. This physical layer device supports 1000BASE-T, 100BASE-TX, and 10BASE-T applications via a standard media interface to a dual RJ45 connection. The RJ45 connection includes network magnetics providing the proper signal conditioning, electro-magnetic interference suppression and signal isolation. Each connector includes two LEDs which are con-trolled by the 88E1512 devices. Detailed descriptions are available in the Marvell device data sheet.
Table 9. PHY Status Indicators
LED Status Description
RJ45 (Yellow) Data RX/TX
RJ45 (Green/Orange) Link State
Each Marvell 88E1512 device communicates via a RGMII interface to the ECP5 device.
Table 10. FPGA GPIO to RGMII Interfaces
Signal Phy1 Phy2
CLK125 L18 J20
CLK125Pll U16 C18
Config T17 G20
Resetn U17 F20
TXCLK P19 C20
TX_D0 N19 J17
TX_D1 N20 J16
TX_D2 P18 D19
TX_D3 P20 D20
TXCTRL R20 E19
RXCLK L20 K19
RX_D0 T20 G18
RX_D1 U20 G16
RX_D2 T19 H18
RX_D3 R18 H17
RXCTRL U19 F19
MDIO U18 H20
MDC T18 G19
14
ECP5 Versa Evaluation Board User Guide
Table 11. Expansion Connections
X3 Expansion Connector X4 Expansion Connector
Pin SignalFPGA Ball
Number Pin SignalFPGA Ball
Number
1 GND - 1 RESOUT# A8
2 NC - 2 GND -
3 2V5 - 3 IO0 A12
4 IO29 B19 4 IO1 A13
5 IO30 B12 5 IO2 B13
6 IO31 B9 6 IO3 C13
7 IO32 E6 7 IO4 D13
8 IO33 D6 8 IO5 E13
9 IO34 E7 9 IO6 A14
10 IO35 D7 10 IO7 C14
11 IO36 B11 11 IO8 D14
12 IO37 B6 12 IO9 E14
13 IO38 E9 13 IO10 D11
14 IO39 D9 14 IO11 C10
15 IO40 B8 15 IO12 A9
16 IO41 C8 16 IO13 B10
17 IO42 D8 17 IO14 D12
18 IO43 E8 18 IO15 E12
19 IO44 C7 19 GND -
20 IO45 C6 20 3V3 -
21 5VIN - 21 IO16 B15
22 GND - 22 GND -
23 2V5 - 23 IO17 C15
24 GND - 24 GND -
25 3V3 - 25 IO18 D15
26 GND - 26 GND -
27 3V3 - 27 IO19 E15
28 GND - 28 IO20 A16
29 OSC - 29 IO21 B16
30 GND - 30 GND -
31 CLKIN A10 31 IO22 C16
32 GND - 32 IO23 D16
33 CLKOUT E11 33 IO24 B17
34 GND - 34 GND -
35 3V3 - 35 IO25 C17
36 GND - 36 IO26 A17
37 3V3 - 37 IO27 B18
38 GND - 38 CARDSEL# A7
15
ECP5 Versa Evaluation Board User Guide
39 3V3 - 39 IO28 A18
40 GND - 40 GND -
X3 Expansion Connector X4 Expansion Connector
Pin SignalFPGA Ball
Number Pin SignalFPGA Ball
Number
16
ECP5 Versa Evaluation Board User Guide
References• DS1044, ECP5 Family Data Sheet
• QS021, ECP5 PCI Express Development Kit Quick Start Guide
• UG72, PCI Express Demos for the ECP5 PCI Express Board
• UGXX, DDR3 Demo for the ECP5 Versa Evaluation Board
• UGXX, SERDES Eye/Backplane Demo for the ECP5 Versa Evaluation Board
Ordering Information
Description Ordering Part NumberChina RoHS Environment-Friendly
Use Period (EFUP)
ECP5 Versa Evaluation Board LFE5UM-45F-VERSA-EVN
17
ECP5 Versa Evaluation Board User Guide
Technical Support Assistancee-mail: [email protected]
Internet: www.latticesemi.com
Revision HistoryDate Version Change Summary
March 2015 1.0 Initial release.
© 2015 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
18
ECP5 Versa Evaluation Board User Guide
Appendix A. Schematics Figure 10. Board Block Design
5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
Power
Device
Power
Pins
Programming
3.3V SPI
PCSA
Bank
8
ECP5
Bank 0
Bank 3
FPGA
Bank 6
Bank 7
Bank 1 Bank 2
SERDES
Designator U1 is the FPGA DUT.
PCIe X1
CH#0
CLK5406
REFERENCECLOCKS
PCIe RefClk
156.25M OSC
Expansion
Port- 3.3V
1.5V
16-Bit
DDR3
PCSA
RefClk
General Clk
2.5V
RGMII
PHY#1
2.5V
RGMII
PHY#2
Expansion
Port-3.3V
SMA Test
CH#3
Expansion Clk
PLL100.00M
DIFF OSC
LED SEGMENT
ARRAY
USER DIP
SWITCH
USER LEDS
Revision History:
Nov 13, 2014 Rev A Final Design JPB
Bank 2
Bank 6,7
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
111
Boa
rd B
lock
Dia
gram
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
111
Boa
rd B
lock
Dia
gram
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
111
Boa
rd B
lock
Dia
gram
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4
19
ECP5 Versa Evaluation Board User Guide
Figure 11. Voltage Regulators5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
Cor
e P
ower
0.45
v d
rop
at 5
00 m
A ma
x
+1.5
v1.
1 A
PO
WE
R IN
PU
T+1
1v to
+16
v
1.2v
/ms
1.2v
/ms
1.2v
/ms
Vol
tage
Reg
ulat
ors
+3.3
v1.
35 A
SW
3_3V, +3.3 V, 1.35 A
Pow
er S
uppl
y B
lock
Dia
gram
12_0V
EN
+1.1
v1.
35 A
Vout = 0.8*(R15/R21+1) = 1.10 v
SW(5A fused)
SW1_5V, +1.5 V, 1.1 A
EN
VCC_CORE, +1.1 V, 1.35 A
SW
Vout = 0.8*(R8/R13+1) = 3.28 v
Vout = 0.8*(R16/R17+1) = 1.51 v
LDO
SERDES VCCHTX0, +1.1 V, 0.5A
EN
DD
R3
3.3V
1.2v
/ms
+2.5
v1.
1 A
Vout = 0.8*(R7/R9+1) = 2.52 v
2.5V
2_5V, +2.5V, 1.1 A
1.1V
VC
C_C
OR
E1.
5V3.
3V1.
1VA
nalo
g12
VIN
GO
OD
2.5V
Sche
mati
c sy
mbol
s re
v 4.
1
Sche
mati
c sy
mbol
s re
v 4.
1
LDO
SERDES VCCA0, +1.1 V, 0.5A
EN
SE
RD
ES
VC
CH
TX1.
2V P
ower
+1.2
v50
0 m
A
SE
RD
ES
VC
CA
1.1V
Pow
er+1
.1 v
500
mA
NC NC NC NC
Rig
ht a
ngle
mou
nt, c
able
to b
oard
edg
e
2_5V
Cur
rent
3_3V
Cur
rent
1_5V
Cur
rent 1.5V
1_1V
Cur
rent
VCC
Acu
rren
t
VCC
HTX
curr
ent
VCC
A1
VCC
A0
VCC
AUX
VCC
HTX
0
12_0
V
12_0
VIN
12_0
V
12_0
V
3_3V
3_3V
3_3V
2_5V
VCC
_CO
RE
3_3V
3_3V
1_5V
2_5V
VCC
_CO
RE
3_3V
12_0
V
VCC
_CO
RE
12_0
V
1_5V
12_0
V
VCC
A
12_0
V
12_0
VIN
2_5V
2_5V
2_5V
VCC
A
VCC
HTX
VCC
A1
VCC
A0
VCC
A0
VCC
A1
VCC
HTX
1
3_3V
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
CA
112
Vol
tage
Reg
ulat
ors
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
CA
112
Vol
tage
Reg
ulat
ors
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
CA
112
Vol
tage
Reg
ulat
ors
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4
R1930_1K-0402SMT
R7
21_5
K-06
03SM
T1%
C23
100NF-0402SMT
C6
100NF-0402SMT
TP5
R22
1_8K
-120
6SM
T
C39
2
10uF-6.3V-0805SMT
RLP
-133
C39
41U
F-16
V-08
05SM
TR
LP-1
33
TP22
U53
LT30
85
OU
T_1
1
OU
T_2
2
OU
T_3
3
SE
T4
IN_7
7IN
_88
IN_6
6
VC
trl5
Pad
9
U54
LT30
85
OU
T_1
1
OU
T_2
2
OU
T_3
3
SE
T4
IN_7
7IN
_88
IN_6
6
VC
trl5
Pad
9
C5
10NF-0402SMT
C41
22uF
,6.3
V-08
05SM
T
RLP
-133
R67 0.
1
cr20
10_a
lt11%
R28
10K-
0603
SMT
R20
20K-
0402
SMTD
21N
4448
W
2 1
LFE5
UM
-45F
-BG
381
U1I
GN
DB
14
GN
DB
7
GN
DC
19
GN
DD
4
GN
DF1
3
GN
DF1
4
GN
DF7
GN
DF8
GN
DG
10
GN
DG
11
GN
DG
12
GN
DG
13
GN
DG
14
GN
DG
15
GN
DG
17
GN
DG
4
GN
DG
6
GN
DG
7
GN
DG
8
GN
DG
9
GN
DH
19
GN
DJ1
0
GN
DJ1
1
GN
DJ1
2
GN
DJ1
4
GN
DJ2
GN
DJ7
GN
DJ9
GN
DK
10
GN
DK
11
GN
DK
12
GN
DK
14
GN
DK
15
GN
DK
6
GN
DK
7
GN
DK
9
GN
DL1
0
GN
DL1
1
GN
DL1
2
GN
DL9
GN
DM
10
GN
DM
11
GN
DM
12
GN
DM
14
GN
DM
16
GN
DM
2
GN
DM
7
GN
DM
9
GN
DN
14
GN
DN
15
GN
DN
6
GN
DN
7
GN
DP
11
GN
DP
12
GN
DP
13
GN
DP
14
GN
DP
7
GN
DP
8
GN
DR
19
GN
DA
U10
GN
DA
U11
GN
DA
U12
GN
DA
U13
GN
DA
U14
GN
DA
U7
GN
DA
U8
GN
DA
U9
GN
DA
V12
GN
DA
V13
GN
DA
V14
GN
DA
V15
GN
DA
V16
GN
DA
V19
GN
DA
V20
GN
DA
V5
GN
DA
V6
GN
DA
V7
GN
DA
V8
GN
DA
V9
GN
DA
W12
GN
DA
W15
GN
DA
W16
GN
DA
W19
GN
DA
W6
GN
DA
W7
R17
16_9
K-06
03SM
T1%
R66 0.
1
cr20
10_a
lt11%
C8
100NF-0402SMT
R1863_4K-0402SMT
1%Fr
eq =
625
KHz
G
D10
LED
_GR
EEN
_060
3
TP20
U4
LT35
08EU
F
FB2
18
VC
219
PG
220
RT/
SY
NC
22
SHDN21
FB1
1
TRA
CK
/SS
12
BO
OS
T17
SW
18
VIN19
VC
124
VIN210
PG
123
SW
211
BO
OS
T212
TRA
CK
/SS
217
GND525
GND613
GND714
GND46GND35GND24GND13
GND815
GND916
TP4
C2
10NF-0402SMT
L1
4.7u
H-S
PD62
R-4
72M
FB8
BLM
41PG
600S
N1
R14
0
0.01
cr25
12_a
lt11%
TP21
C33 10NF-0402SMT
C20
10NF-0402SMT
R12
51K-
0402
SMT
TP18
U3
LT35
08EU
F
FB2
18
VC
219
PG
220
RT/
SY
NC
22
SHDN21
FB1
1
TRA
CK
/SS
12
BO
OS
T17
SW
18
VIN19
VC
124
VIN210
PG
123
SW
211
BO
OS
T212
TRA
CK
/SS
217
GND525
GND613
GND714
GND46GND35GND24GND13
GND815
GND916
R18
412
1K-0
603S
MT
TP23
R23
1_8K
-120
6SM
T
D5
1N44
48W
2 1
C58
22uF
,6.3
V-08
05SM
T
RLP
-133
C9
100NF-0402SMT
C6010pF-0402SMT
DN
I
TP19
R15
3_83
K-06
03SM
T1%
C19 1U
F-16
V-08
05SM
T
C24 1UF-16V-0805SMT
C45330pF-0402SMT
C42
22uF
,6.3
V-08
05SM
T
RLP
-133
R13
11_5
K-06
03SM
T1%
F1
F125
1CT-
ND
5A F
ast-B
lo S
MT
Sock
eted
Fus
e
R29
10K-
0603
SMT
LFE5
UM
-45F
-BG
381
U1J
VC
CH
10
VC
CH
11
VC
CH
12
VC
CH
13
VC
CH
8
VC
CH
9
VC
CJ1
3
VC
CJ8
VC
CK
13
VC
CK
8
VC
CL1
3
VC
CL8
VC
CM
13
VC
CM
8
VC
CN
10
VC
CN
11
VC
CN
12
VC
CN
13
VC
CN
8
VC
CN
9
VC
CA
0T6
VC
CA
0U
6
VC
CA
1T1
5
VC
CA
1U
15
VC
CA
UX
F15
VC
CA
UX
F6
VC
CA
UX
P15
VC
CA
UX
P6
VC
CA
UX
A0
V10
VC
CA
UX
A0
V11
VC
CA
UX
A1
V17
VC
CA
UX
A1
V18
RE
SE
RV
ED
2W
11
RE
SE
RV
ED
1W
10
NC
1K
16
NC
2K
17
TP15
C1
10NF-0402SMT
C51
10uF
,25V
-120
6SM
TR
LP-1
34
R17
922
0R-0
603S
MT
R63
0.1
cr20
10_a
lt11%
C54
22uF
,6.3
V-08
05SM
TR
LP-1
33
R18
511
0K-0
603S
MT
C32 1NF-0402SMT
C62330pF-0402SMT
D3
DFL
S220
L
1 2
+C
18
22U
F-16
V-TA
NTB
SMT
C10
3
1UF-
16V-
0805
SMT
C31
1NF-0402SMT
D1
1N44
48W
2 1
G
D9
LED
_GR
EEN
_060
3
R26
220R
-060
3SM
T
TP24
TP2
C21
10NF-0402SMT
G
D31
LED
_GR
EEN
_060
3
C3
10NF-0402SMT
+C
104
22U
F-16
V-TA
NTB
SMT
L4
4.7u
H-S
PD62
R-4
72M
R25
1_8K
-120
6SM
T
C28
100NF-0402SMT
C64
22uF
,6.3
V-08
05SM
T
RLP
-133
C10
1
1UF-
16V-
0805
SMT
R27
10K-
0603
SMT
G
D12
LED
_GR
EEN
_060
3
C38
220N
F-04
02SM
T16
V
C4710pF-0402SMT
C35
1UF-16V-0805SMT
C4
10NF-0402SMT
R8
35_7
K-06
03SM
T
1%
C55
22uF
,6.3
V-08
05SM
T
RLP
-133
C53
220N
F-04
02SM
T16
V
+C
102
22U
F-16
V-TA
NTB
SMT
D8
DFL
S220
L
1 2
R14
51K-
0402
SMT
C29
10NF-0402SMT
G
D13
LED
_BLU
E_06
03
R24
1_8K
-120
6SM
T
C40
22uF
,6.3
V-08
05SM
TR
LP-1
33
R1134K-0402SMT
1%
Freq
= 1
.0 M
Hz
C6110pF-0402SMT
DN
I
FB4
BLM
41PG
600S
N1
C43
1000
pF-0
402S
MT
J11
PJ-0
02A
Mal
e Po
wer
Jac
k 2.
1mm
13
2
C24
5
100p
F-04
02SM
T
+C
25 22UF-16V-TANTBSMT
R16
15K-
0603
SMT
1%
FB7
BLM
41PG
600S
N1
TP25
D4
DFL
S220
L
1 2
C57
1000
pF-0
402S
MT
R6
51K-
0402
SMT
Q2
2N22
22/S
OT2
33
1
2
R70
0.1
cr20
10_a
lt11%
C94
1NF-0402SMT
R64 0.
1
cr20
10_a
lt11%
L3
4.7u
H-S
PD62
R-4
72M
D14
SCH
OTT
KY/V
ISH
AY-V
12P1
0
+C
36 22UF-16V-TANTBSMT
C52
220N
F-04
02SM
T16
V
C11
100NF-0402SMT
TP3
R1051K-0402SMT
L2
4.7u
H-S
PD62
R-4
72M
C27 1U
F-16
V-08
05SM
T
C30
100NF-0402SMT
D6
1N44
48W
2 1
C49
22uF
,6.3
V-08
05SM
T
RLP
-133
Q3
2N22
22/S
OT2
33
1
2
C24
7
100N
FX5R
-040
2SM
T
C59330pF-0402SMT
C34 100NF-0402SMT
C56
1000
pF-0
402S
MT
R9
10K-
0603
SMT
1%
C39
220N
F-04
02SM
T16
VTP
16
C48330pF-0402SMT
TP1
C24
8
100N
FX5R
-040
2SM
T
C50
22uF
,6.3
V-08
05SM
TRLP
-133
Q1
2N22
22/S
OT2
33
1
2
C7
100NF-0402SMT
D7
DFL
S220
L
1 2
R21
10K-
0603
SMT
1%
C4610pF-0402SMT
C95
10NF-0402SMT
+C
26
22U
F-16
V-TA
NTB
SMT
TP17
C44
1000
pF-0
402S
MT
C37
10uF
,25V
-120
6SM
TR
LP-1
34
C24
6
100p
F-04
02SM
T
C22
100NF-0402SMT
C39
11U
F-16
V-08
05SM
TR
LP-1
33
G
D11
LED
_GR
EEN
_060
3
C39
3
10uF-6.3V-0805SMT
RLP
-133
FB2
BLM
41PG
600S
N1
C63
22uF
,6.3
V-08
05SM
T
RLP
-133
FB3
BLM
41PG
600S
N1
20
ECP5 Versa Evaluation Board User Guide
Figure 12. Programming5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
FPGA
GSR
N
PROG
RAMN
DONE indicator will light when
conf
igur
atio
n is
suc
cess
full
ycompleted
INITN indicator will light
if an error occurs during
configuration programming
CONFIG Status LEDs
PROGRAMN
& GSRN
Pushbuttons
DONEINIT
N
GSRN
PROG
RAMN
USB
Dow
nloa
d
Local JTAG header (ispVM)
TMS
TCK
DONE
INITn
+3.3V
TDI
GND
TDO
PROG
RAMn
12 M
Hz
18pF
= 12
pF +
Grou
nd P
lane (
6pF
)
Schematic symbols rev 4.1
Remove internal names in symbol?
Ban
k 8
128M
b SP
I Fla
sh
Place R187 near U1
ECP5
+is
pCLO
CK
ECP5
only
ispC
LOC
Kon
ly
Def
ault
Jum
per S
ettin
gs:1
&2 a
nd 5
&6
GSR
N
PRO
GR
AMN
INIT
N
DO
NE
GSRN
PROGRAMN
USB
1_C
S
USB
_N_i
USB
_N
FTD
I_TC
K
FPGA_WRITEN
USB
1_D
FPGA_CSN
USB
_P
FPGA_CS1N
DONE
INITN
FTD
I_TD
OFT
DI_
TDI
FTD
I_TM
S
USB
_P_i
USB
1_C
SU
SB1_
SK
USB
1_Q
JTAG_ACT
JTAG
_AC
T
UART_ACT
UAR
T_AC
T PRO
GR
AMN
INIT
ND
ON
E
FPG
A_W
RIT
EN
SpiC
SSPI
N
FPG
A_C
SNFP
GA_
CS1
NSpiM
CLK
ECP5
_TD
OEC
P5_T
DI
FTD
I_TM
S
FTD
I_TC
K
SEG
14
PRO
GR
AMn
DO
NE
INIT
n
TXD
_UAR
TR
XD_U
ART
CFG
2
CFG
0C
FG1
DQ
3D
Q2
SpiM
CLK
SpiS
O
SpiS
ISp
iCSS
PIN
GSR
NC
LK_R
ESET
n
SpiS
OSp
iSI
SDA
SCL
DQ
2D
Q3
ECP5
_TD
I
FTD
I_TD
IEC
P5_T
DO
ispC
LOC
K_TD
OFT
DI_
TDO
FTD
I_TM
SFT
DI_
TCK
ispC
LOC
K_TD
I
3_3V
3_3V
3_3V
3_3V
3_3V
3_3V
3_3V
3_3V
3_3V
FTVC
C1_
8V
FTVC
C1_
8V3_
3V
3_3V
3_3V
3_3V
3_3V
3_3V
3_3V3_
3V
3_3V
3_3V
3_3V
3_3V
RXD
_UAR
T[9
]TX
D_U
ART
[9]
SEG
14[8
]
CLK
_RES
ETn
[9]
SDA
[9]
SCL
[9]
ispC
LOC
K_TD
O[9
]
ispC
LOC
K_TD
I[9
]
FTD
I_TM
S[9
]FT
DI_
TCK
[9]
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
CA
113
Prog
ram
min
g
ECP5
VER
SA E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
CA
113
Prog
ram
min
g
ECP5
VER
SA E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
CA
113
Prog
ram
min
g
ECP5
VER
SA E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4
C11
510
0NF-
0402
SMT
R43
10K-
0402
SMT
R13
00R
-040
2SM
T
C77
100N
F-04
02SM
T
C11
410
0NF-
0402
SMT
SW1
R19
2
1K-0
603S
MT
DN
I
TP9
R13
40R
-040
2SM
T
LFE5
UM
-45F
-BG
381
U1G
VCC
IO8
P10
VCC
IO8
P9
CC
LK/M
CLK
/SC
KU
3
CFG
_0U
4
CFG
_1T4
CFG
_2R
4
DO
NE
Y3
INIT
NV3
PB11
A/D
1/M
ISO
/IO1
V2
PB11
B/D
0/M
OSI
/IO0
W2
PB13
A/SN
/CSN
/SC
AN_S
HFT
_EN
T2
PB13
B/C
S1N
U2
PB15
A/H
OLD
N/D
I/BU
SY/C
SSPI
N/C
ENR
2
PB15
B/D
OU
T/C
SON
/ATB
_FO
RC
ER
3
PB18
A/W
RIT
EN/A
TB_S
ENSE
T3
PB4A
/D7/
IO7
R1
PB4B
/D6/
IO6
T1
PB6A
/D5/
MIS
O2/
IO5
U1
PB6B
/D4/
MO
SI2/
IO4
V1
PB9A
/D3/
IO3
W1
PB9B
/D2/
IO2
Y2
PRO
GR
AMN
W3
TCK/
TEST
_CLK
T5
TDI
R5
TDO
V4
TMS
U5
R69
10K-
0402
SMT
+C
654_
7UF-
10V-
SMT
J50
HEA
DER
3X2
2 4 6
1 3 5
C28
720
pF-0
603S
MT
DN
I
R75
2_2K
-060
3SM
TD
NI
R65
10K-
0603
SMT
R13
10R
-040
2SM
T
R40
4_7K
-040
2SM
T
R55
680R
-060
3SM
T
C72
100N
F-04
02SM
T
G
D16
LED_GREEN_0603
R46
4_7K
-060
3SM
T
R68
10K-
0402
SMT
C78
100NF-0603SMT
TP46
L5
1UH
-120
6SM
T
R51
10K-
0402
SMT
R33
0R-0
603S
MT
+C
743_
3UF-
10V-
SMT
R61
220R-0603SMT
R13
30R
-040
2SM
T
R76
0R-0
603S
MT
DN
I
Y
D18
LED
_RED
_060
3
R31
220R-0603SMT
TP47
FB6
MPZ
1608
Y600
BD
I
12
R41
10K-
0402
SMT
C24
410
0NFX
5R-0
402S
MT
R37
15K-
0603
SMT
DN
I
TP48
R45
4_7K
-060
3SM
T
R71
2_2K
-060
3SM
TD
NI
C28
620
pF-0
603S
MT
DN
I
VCC
GND
TDO
TDI
ispEN_N
NC
TMS
TCK
DONE
INITN
J3 HEA
DER
101
2 3 4 5 6
7
8 9 10
TP49
R42
10K-
0402
SMT
C67 100NF-0402SMT
FTDI
Hig
h-Sp
eed
USB
F
T223
2H
FT22
32H
LU
5
VREG
IN50
VREG
OU
T49
DM
7
DP
8
REF
6
RES
ET#
14
EEC
S63
EEC
LK62
EED
ATA
61
OSC
I2
OSC
O3
TEST
13
ADBU
S016
ADBU
S117
ADBU
S218
ADBU
S319
VPHY4
VPLL9
VCORE12
VCORE37
VCORE64
VCCIO20
VCCIO31
VCCIO42
VCCIO56
AGND10
GND1
GND5
GND11
GND15
GND25
GND35
GND47
GND51PW
REN
#60
SUSP
END
#36
ADBU
S421
ADBU
S522
ADBU
S623
ADBU
S724
ACBU
S026
ACBU
S127
ACBU
S228
ACBU
S329
ACBU
S430
ACBU
S532
ACBU
S633
ACBU
S734
BDBU
S038
BDBU
S139
BDBU
S240
BDBU
S341
BDBU
S443
BDBU
S544
BDBU
S645
BDBU
S746
BCBU
S048
BCBU
S152
BCBU
S253
BCBU
S354
BCBU
S455
BCBU
S557
BCBU
S658
BCBU
S759
TP50
R36
0R-0
603S
MT
R39
0R-0
402S
MT
R13
54_
7K-0
603S
MT
RLP
-101
U52 N25
Qxx
xA13
xSF
S#7
DQ
18
W#/
VPP/
DQ
29
VSS
10D
Q0
15C
16H
OLD
#/D
Q3
1VC
C2
DN
U_3
3
DN
U_4
4
DN
U_5
5
DN
U_6
6
DN
U_1
414
DN
U_1
313
DN
U_1
212
DN
U_1
111
C84 100NF-0603SMT
Y1AT
S120
SM-1
HC
-49/
US-
SMD
I
12
C24
920
pF-0
603S
MT DN
I
+C
714_
7UF-
10V-
SMT
93LC
56C
-I/SN
U6
CS
1
CLK
2
DI
3
DO
4VS
S5
OR
G6
NU
7VC
C8
TP51
R53
10K-
0402
SMT
C68 100NF-0402SMT
TP7
TP38
R60
680R
-060
3SM
T
R18
7
50R
-060
3SM
T
C85 10NF-0402SMT
R47
4_7K
-060
3SM
T
R95
4_7K
-060
3SM
T
RLP
-101
R13
64_
7K-0
603S
MT
RLP
-101
TP39
R18
2
1K-0
603S
MT
DI
G
D15
LED_GREEN_0603
C80
12PF
-060
3SM
TD
I
R44
12K-
0603
SMT
G
D20
LED_GREEN_0603
FB5
MPZ
1608
Y600
BD
I
12
C66
100N
F-04
02SM
T
R59
4_7K
-060
3SM
T
TP40
C69 100NF-0402SMT
R38
0R-0
603S
MT
R30
220R-0603SMT
TP41
J2
SKT_MINIUSB_B_RA
VCC
1
D-
2
D+
3
ID4
GN
D5
66
77
99
88
R58
4_7K-0603SMT
R48
2_2K
-060
3SM
TD
I
R50
1M-0
603S
MT
DI
R56
680R
-060
3SM
T
R18
8
1K-0
603S
MT
DN
I
TP42
R35
0R-0
402S
MT
C70 100NF-0402SMT
C81
100NF-0402SMT
C24
3
10NF-0402SMT
R32
0R-0
603S
MT
R
D17
LED
_RED
_060
3
TP8
TP43
SW2
R19
0
1K-0
603S
MT
DN
I
Q4
2N22
22/S
OT2
3
3
1
2
R57
4_7K
-060
3SM
T
R96
1K-0
603S
MT
RLP
-101
TP14
TP44
Y
D19
LED
_RED
_060
3
R12
90R
-040
2SM
T
R49
4_7K
-060
3SM
T
R19
11K-0
603S
MT
DI
R18
9
1K-0
603S
MT
DI
TP45
C79
12PF
-060
3SM
T
DI
21
ECP5 Versa Evaluation Board User Guide
Figure 13. SERDES
5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
X1 PCIe Board Fingers
All Nets to SMAs are 100-ohm differential pairs.
The P and N traces shall be <20mil matched in length
All Nets are 85-ohm differential pairs.
The P and N traces shall be <20mil matched in length
B side = Primary Component Side(TOP)
A side = Secondary Component Side(BOTTOM)
Sche
mati
c sy
mbol
s re
v 4.
1
SER
DES
Plac
e cap
s nea
r FPG
A
PHY
1 &
2SG
MII
SMA
SMA
ECP5
-45
only
x1_P
ERp0
x1_P
ERn0
PRSN
T3#
PCIE
_3V3
PRSN
T1#
x1_P
ERp0
x1_P
ERn0
x1_P
ETp0
x1_P
ETn0
PCIE
_3V3
HD
RXN
0_D
0CH
1H
DR
XP0_
D0C
H1
HD
TXP0
_D0C
H1
HD
TXN
0_D
0CH
1
PCIE
_CLK
PPC
IE_C
LKN
PRSN
T1#
PRSN
T3#
REF
CLK
P_D
0R
EFC
LKN
_D0
x1_P
ETp0
x1_P
ETn0
HD
RXP
0_D
0CH
1H
DR
XN0_
D0C
H1
HD
TXN
0_D
0CH
0H
DTX
P0_D
0CH
0
HD
TXN
0_D
0CH
1H
DTX
P0_D
0CH
1
HD
RXN
0_D
1CH
1H
DR
XP0_
D1C
H1
HD
RXN
0_D
1CH
0H
DR
XP0_
D1C
H0
HD
TXN
0_D
1CH
0H
DTX
P0_D
1CH
0
HD
TXN
0_D
1CH
1H
DTX
P0_D
1CH
1
REF
CLK
P_D
1R
EFC
LKN
_D1
12_0
VIN
VCC
HTX
0
3_3V
VCC
A0
VCC
HTX
0VC
CA0
VCC
HTX
1
VCC
A1
VCC
HTX
1VC
CA1
PCIE
_CLK
P[9
]PC
IE_C
LKN
[9]
PCIE
_PER
STN
[3]
PRSN
T[9
]
REF
CLK
P_D
0[9
]R
EFC
LKN
_D0
[9]
HD
TXP0
_D1C
H0 [
5]H
DTX
N0_
D1C
H0 [
5]
HD
TXP0
_D1C
H1 [
6]H
DTX
N0_
D1C
H1 [
6]
HD
RXP
0_D
1CH
0[5
]H
DR
XN0_
D1C
H0
[5]
HD
RXP
0_D
1CH
1[6
]H
DR
XN0_
D1C
H1
[6]
REF
CLK
P_D
1[9
]R
EFC
LKN
_D1
[9]
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
11
SE
RD
ES
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
44
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
11
SE
RD
ES
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
44
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
11
SE
RD
ES
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
44
J5 SMA
12 3 4 5
C90 1NF-0402SMT
C11
1
100NF-0402SMT
R17
8O
PEN
-060
3SM
T
J6 SMA
12 3 4 5
C88 100NF-0402SMT
C11
2
1NF-0402SMT
J4
HEA
DER
3X2
2 4 6
1 3 5
C89 10NF-0402SMT
C11
3
10NF-0402SMT
J7 SMA
12 3 4 5
C87
100N
FX5R
-040
2SM
T
LFE5
UM
-45F
-BG
381
U1H
VCC
HTX
0_D
0CH
0T7
VCC
HTX
0_D
1CH
0T1
1
VCC
HTX
1_D
0CH
1T1
0
VCC
HTX
1_D
1CH
1T1
4
VCC
HR
X0_D
0CH
0T8
VCC
HR
X0_D
1CH
0T1
2
VCC
HR
X1_D
0CH
1T9
VCC
HR
X1_D
1CH
1T1
3
HD
TXP0
_D0C
H0
W4
HD
TXN
0_D
0CH
0W
5
HD
TXP0
_D0C
H1
W8
HD
TXN
0_D
0CH
1W
9
HD
TXP0
_D1C
H1
W17
HD
TXN
0_D
1CH
1W
18
HD
TXP0
_D1C
H0
W13
HD
TXN
0_D
1CH
0W
14
REF
CLK
P_D
0Y1
1
REF
CLK
N_D
0Y1
2
HD
RXP
0_D
0CH
0Y5
HD
RXN
0_D
0CH
0Y6
HD
RXP
0_D
0CH
1Y7
HD
RXN
0_D
0CH
1Y8
HD
RXP
0_D
1CH
0Y1
4
HD
RXN
0_D
1CH
0Y1
5
HD
RXP
0_D
1CH
1Y1
6
HD
RXN
0_D
1CH
1Y1
7
REF
CLK
P_D
1Y1
9
REF
CLK
N_D
1W
20
C86
100N
FX5R
-040
2SM
T
J8 SMA
12 3 4 5
CN
1
PCI E
xpre
ss x
1 Ed
ge F
inge
r Con
n.
PRSN
T1#
A1
+12V
A2
+12V
A3
GN
DA4
JTAG
2A5
JTAG
3A6
JTAG
4A7
JTAG
5A8
+3.3
VA9
+3.3
VA1
0
PER
ST#
A11
GN
DA1
2
REF
CLK
+A1
3
REF
CLK
-A1
4
GN
DA1
5
PER
p0A1
6
PER
n0A1
7
GN
DA1
8
+12V
B1
+12V
B2
RSV
D_B
3B3
GN
DB4
SMC
LKB5
SMD
ATB6
GN
DB7
+3.3
VB8
JTAG
1B9
3.3V
aux
B10
WAK
E#B1
1
RSV
D_B
12B1
2
GN
DB1
3
PETp
0B1
4
PETn
0B1
5
GN
DB1
6
PRSN
T3#
B17
GN
DB1
8
C10
5
1NF-0402SMT
TP6
Test
poin
t1
C10
6
100NF-0402SMT
C91 100NF-0402SMT
C11
0
10NF-0402SMT
C93 1NF-0402SMT
R724_7K-0603SMT
C92 10NF-0402SMT
22
ECP5 Versa Evaluation Board User Guide
Figure 14. 10/100/1000-T PHY #1/RJ45
5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
MH
1 an
d M
H2
are
0.10
0"di
amet
er p
late
dth
roug
h ho
lesEthernet
RJ45
Connector
Place caps close
to RJ45 jack
Place termination
resistors RX_D0-3,
RX_CLK, TX_CLK,
as close to the
G-PHY as possible
using 50 ohm
impedence traces.
Place termination
resistors TX_D0-3,
TX_CLK as close to
FPGA as possible
using 50 ohm
impedence traces.
TX and RX traces
are all matched length < 2"
Phy1_CLK125 = L18/GR_PCLK3_1 (Default)
Phy1_CLK125Pll = U16/LRC_GPLL0T_IN
Sche
mati
c sy
mbol
s re
v 4.
1
Ban
k 3
Place SERDES 0 ohm
resistors near PHY
ETH
1_M
D1_
N
ETH
1_M
D2_
P
ETH
1_M
D1_
P
ETH
1_M
D3_
N
ETH
1_M
D3_
P
PHY1
_LED
0
ETH
1_M
D2_
N
ETH
1_M
D0_
P
ETH
1_M
D0_
N
PHY1
_LED
1
PHY1_LED2
Phy1
_RXD
0Ph
y1_R
XD1
Phy1
_RXD
2Ph
y1_R
XD3
Phy1
_Avd
d3-3
Phy1
_Avd
d3-3
Phy1_Avdd3-3
Phy1_Avdd1-8
Phy1
_Vdd
o2-5
Phy1
_Dvd
d
Phy1_Xtal_INPhy1_Xtal_OUT
Phy1
_Avd
d1-8
Phy1
_Avd
d1-8
Phy1_Avdd1-8
Phy1_Avdd1-8
Phy1_Avdd1-8
Phy1_Dvdd
Phy1_Dvdd
Phy1_Dvdd
Phy1
_Avd
d3-3
Phy1
_Xta
l_O
UT
Phy1
_Avd
d1-8
Phy1
_Xta
l_IN
ETH
1_M
D0_
NET
H1_
MD
0_P
ETH
1_M
D1_
P
Phy1
_RXC
TRL
Phy1
_RXD
0Ph
y1_R
XD1
Phy1
_RXC
LK
ETH
1_M
D1_
NET
H1_
MD
2_P
Phy1
_RXD
2
ETH
1_M
D2_
N
ETH
1_M
D3_
PET
H1_
MD
3_N
Phy1
_Mdi
oPh
y1_M
dc
Phy1
_Res
etn
Phy1
_RXD
3
Phy1_Vddo2-5
Phy1
_Vdd
o2-5
Phy1
_Vdd
o2-5
Phy1_Vddo2-5
Phy1
_Con
fig
Phy1
_RXC
TRL
Phy1
_TXD
0
Phy1
_TXD
2
Phy1
_TXD
1
Phy1
_TXD
3
Phy1
_TXC
LK
Phy1
_TXC
TRL
Phy1
_TXD
0
Phy1
_TXD
2
Phy1
_TXD
1
Phy1
_TXD
3
Phy1
_TXC
LK
Phy1
_TXC
TRL
Phy1
_RXC
LKSE
G0
SEG
1SE
G2
SEG
3SE
G4
SEG
5SE
G6
SEG
7SE
G8
SEG
9SE
G10
SEG
11SE
G12
SEG
13
Phy1
_CLK
125P
II
Phy1
_CLK
125
Phy1
_CLK
125P
II
Phy1
_Mdi
oPh
y1_M
dc
Phy1
_Res
etn
Phy1
_Con
fig
PHY1_LED0PHY1_LED1PHY1_LED2
Phy1
_CLK
125
2_5V
PHY1
_VC
C_C
T
3_3V
2_5V
3_3V
PHY1
_VC
C_C
T
2_5V
2_5V
SEG
[0:1
4][8
]
HD
RXP
0_D
1CH
0[4
]H
DR
XN0_
D1C
H0
[4]
HD
TXP0
_D1C
H0
[4]
HD
TXN
0_D
1CH
0[4
]
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
11
10/1
00/1
000-
T P
HY
#1/R
J45
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
45
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
11
10/1
00/1
000-
T P
HY
#1/R
J45
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
45
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
11
10/1
00/1
000-
T P
HY
#1/R
J45
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
45
R12
70R
-040
2SM
T
R12
10R
-040
2SM
T
R29
150
R-0
402S
MT
C25
427
pF-0
603S
MT
RLP
-132
FB16
Z-60
0 oh
m /
7427
926
12
C26
510
0NFX
5R-0
402S
MT
RLP
-130
-A
C25
910
0NFX
5R-0
402S
MT
RLP
-130
-A
R11
420
C10
0
10N
F-04
02SM
T
R12
80R
-040
2SM
T
R29
2
50R-0402SMT
R12
20R
-040
2SM
T
C26
6
100N
FX5R
-040
2SM
T
RLP
-130
-A
R12
30R
-040
2SM
T
R83
0R-0
402S
MT
C26
710
0NFX
5R-0
402S
MT
RLP
-130
-A
C26
010
0NFX
5R-0
402S
MT
RLP
-130
-A
R29
44.
99k
R12
40R
-040
2SM
T
R84
0R-0
402S
MT
C9610NF-0402SMT
1 2
R29
80R
-040
2SM
T
C25
0
10uF
-6.3
V-08
05SM
T
RLP
-133
R85
20
C99
10N
F-04
02SM
T
R27
44_
7K-0
402S
MT
C25
1
10uF
-6.3
V-08
05SM
T
RLP
-133
C10
7 100NF-0603SMT
C98
10N
F-04
02SM
T
1 2
R86
0R-0
402S
MT
C25
610
0NFX
5R-0
402S
MT
RLP
-130
-A
R12
50R
-040
2SM
T
C26
1
100N
FX5R
-040
2SM
T
RLP
-130
-A
R87
0R-0
402S
MT
C97
10N
F-04
02SM
T
1 2
C25
74.
7uF-
16-0
805S
MT
RLP
-133
R90
4_7K
-040
2SM
T
R52
0R-0
402S
MT
C25
2
10uF
-6.3
V-08
05SM
T
RLP
-133
C10
8 10NF-0402SMT
R12
60R
-040
2SM
T
R29
90R
-040
2SM
T
DN
I
U14
88E1
512_
56Q
FN
RX_
CTR
L43
RXD
[0]
44
RXD
[1]
45
RX_
CLK
46
RXD
[2]
47
RXD
[3]
48
VDD
O49
TXD
[0]
50
TXD
[1]
51
VDD
O52
TX_C
LK53
TXD
[2]
54
TXD
[3]
55
TX_C
TRL
56
S_INP1
S_INN2
AVDD183
S_OUTP4
S_OUTN5
DVDD6
MDC7
MDIO8
CLK1259
VDDO_SEL10
VDDO11
LED[2]/INTn12
LED[1]13
LED[0]14
MD
IP[0
]28
MD
IN[0
]27
AVD
D18
26
AVD
D33
25
MD
IP[1
]24
MD
IN[1
]23
MD
IP[2
]22
MD
IN[2
]21
AVD
D33
20
AVD
D18
19
MD
IP[3
]18
MD
IN[3
]17
RES
ETn
16
CO
NFI
G15
DVDD42
REGCAP241
DVDD_OUT40
AVDD18_OUT39
AVDD1838
REGCAP137
REG_IN36
AVDDC1835
XTAL_IN34
XTAL_OUT33
HSDACP32
HSDACN31
RSET30
RSTPT29
VSS
57
C25
810
0NFX
5R-0
402S
MT
RLP
-130
-A
R73
100R
-040
2SM
T
U44
R0_
1-3
31
2
R91
4_7K-0402SMT
DN
I
C25
5
220N
F-04
02SM
T
RLP
-130
-A
R89
0R-0
402S
MT
C26
210
0NFX
5R-0
402S
MT
RLP
-130
-A
C25
327
pF-0
603S
MT
RLP
-132
LFE5
UM
-45F
-BG
381
U1D
VCC
IO3
L14
VCC
IO3
L15
VCC
IO3
M15
PR35
A/PC
LKT3
_1/S
3_O
UT
L20
PR35
B/PC
LKC
3_1
M20
PR35
C/P
CLK
T3_0
/S4_
INL1
9
PR35
D/P
CLK
C3_
0M
19
PR38
A/G
R_P
CLK
3_0
L16
PR38
BL1
7
PR38
C/G
R_P
CLK
3_1
L18
PR38
DM
18
PR41
AN
16
PR41
BM
17
PR41
CN
18
PR41
DP1
7
PR44
A/S4
_OU
TN
17
PR44
B/VR
EF1_
3P1
6
PR44
C/S
5_IN
R16
PR44
DR
17
PR53
AT1
6
PR59
A/S5
_OU
TN
19
PR59
B/S6
_IN
N20
PR59
CP1
9
PR59
DP1
8
PR62
A/S6
_OU
TP2
0
PR62
B/S7
_IN
R20
PR62
CT2
0
PR62
DU
20
PR65
AT1
9
PR65
BR
18
PR65
C/L
RC
_GPL
L0T_
MFG
OU
T2U
19
PR65
D/L
RC
_GPL
L0C
_MFG
OU
T2T1
8
PR68
A/LR
C_G
PLL0
T_M
FGO
UT1
U18
PR68
B/LR
C_G
PLL0
C_M
FGO
UT1
U17
PR68
C/L
RC
_GPL
L0T_
INU
16
PR68
D/L
RC
_GPL
L0C
_IN
/S7_
OU
TT1
7
Y2
25M
HZ
CR
YSTA
L
FB17
Z-60
0 oh
m /
7427
926
12
1 2 3 6 4 5 7 8
RJ45
Gr/Y
el
Yel
0826
-1X2
T-23
-F
J9B
2_M
DC
CT
21
2_M
DIC
-22
2_M
DIC
+23
2_M
DIB
+24
2_M
DIB
-25
2_M
DIB
CT
26
2_M
DD
CT
272_
MD
ID+
28
2_M
DID
-29
2_M
DIA
-30
2_M
DIA
+31
2_M
DAC
T32
2_LE
D1-
332_
LED
1+34
2_LE
D2-
352_
LED
2+36
2_SH
LD1
37
2_SH
LD2
38
R74
100R
-040
2SM
T
C26
3
100N
FX5R
-040
2SM
T
RLP
-130
-A
R11
30R
-040
2SM
T
FB18
Z-60
0 oh
m /
7427
926
12
TP10
R92
4_7K
-040
2SM
T
R88
0R-0
402S
MT
C10
9 100NF-0603SMT
C26
4
100N
FX5R
-040
2SM
T
RLP
-130
-A
23
ECP5 Versa Evaluation Board User Guide
Figure 15. 10/100/1000-T PHY #2/RJ45
5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
MH
1 an
d M
H2
are
0.10
0"di
amet
er p
late
dth
roug
h ho
lesEthernet
RJ45
Connector
Place caps close
to RJ45 jack
Place termination
resistors RX_D0-3,
RX_CLK, TX_CLK,
as close to the
G-PHY as possible
using 50 ohm impedence
traces.
Place termination
resistors TX_D0-3,
TX_CLK as close to
FPGA as possible
using 50 ohm
impedence traces.
TX and RX traces
are all matched length < 2"
Phy2_CLK125 = C17/PCLKT0_0 (Default)
Phy2_CLK125Pll = J20/PCLKT2
Sche
mati
c sy
mbol
s re
v 4.
1
Ban
k 2
Place SERDES 0 ohm
resistors near PHY
PHY2_LED2
ETH
2_M
D1_
N
ETH
2_M
D2_
P
ETH
2_M
D1_
P
ETH
2_M
D3_
N
ETH
2_M
D3_
P
PHY2
_LED
0
ETH
2_M
D2_
N
ETH
2_M
D0_
P
ETH
2_M
D0_
N
PHY2
_LED
1
Phy2
_Avd
d3-3
Phy2
_Avd
d3-3
Phy2_Avdd3-3
Phy2_Avdd1-8
Phy2
_Vdd
o2-5
Phy2
_Dvd
d
Phy2_Xtal_INPhy2_Xtal_OUT
PHY2_LED0PHY2_LED1PHY2_LED2
Phy2
_TXD
0
Phy2
_TXD
2
Phy2
_TXD
1
Phy2
_TXD
3
Phy2
_TXC
LK
Phy2
_TXC
TRL
Phy2
_Avd
d1-8
Phy2
_Avd
d1-8
Phy2_Avdd1-8
Phy2_Avdd1-8
Phy2_Avdd1-8
Phy2_Dvdd
Phy2_Dvdd
Phy2_Dvdd
Phy2
_Avd
d3-3
Phy2
_Xta
l_O
UT
Phy2
_Avd
d1-8
Phy2
_Xta
l_IN
ETH
2_M
D0_
NET
H2_
MD
0_P
ETH
2_M
D1_
P
Phy2
_RXC
TRL
Phy2
_RXD
0Ph
y2_R
XD1
Phy2
_RXC
LK
ETH
2_M
D1_
NET
H2_
MD
2_P
Phy2
_RXD
2
ETH
2_M
D2_
N
ETH
2_M
D3_
PET
H2_
MD
3_N
Phy2
_Mdi
oPh
y2_M
dc
Phy2
_Res
etn
Phy2
_RXD
3
Phy2_Vddo2-5
Phy2
_Vdd
o2-5
Phy2
_Vdd
o2-5
Phy2_Vddo2-5
Phy2
_Con
fig
Phy2
_RXD
0Ph
y2_R
XD1
Phy2
_RXD
2Ph
y2_R
XD3
Phy2
_TXD
0
Phy2
_TXD
2
Phy2
_TXD
1
Phy2
_TXD
3
Phy2
_TXC
LK
Phy2
_TXC
TRL
SWIT
CH
6SW
ITC
H7
SWIT
CH
5
SWIT
CH
6SW
ITC
H7
SWIT
CH
5
SWIT
CH
8
Phy2
_Clk
125
Phy2
_Clk
125P
II
Phy2
_Clk
125
Phy2
_Clk
125P
II
Phy2
_Mdi
oPh
y2_M
dc
Phy2
_Res
etn
Phy2
_Con
fig
SWIT
CH
8
Phy2
_RXC
LK
LED
2LE
D3
LED
6LE
D1
LED
7LE
D0
LED
5LE
D4
PHY2
_RXC
TRL
2_5V
PHY2
_VC
C_C
T
3_3V
2_5V
3_3V
PHY2
_VC
C_C
T
2_5V
2_5V
SWIT
CH
[1:8
][8
]LE
D[0
:7]
[8]
HD
RXP
0_D
1CH
1[4
]H
DR
XN0_
D1C
H1
[4]
HD
TXP0
_D1C
H1
[4]
HD
TXN
0_D
1CH
1[4
]
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
11
10/1
00/1
000-
T P
HY
#2/R
J45
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
46
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
11
10/1
00/1
000-
T P
HY
#2/R
J45
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
46
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
11
10/1
00/1
000-
T P
HY
#2/R
J45
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
46
R11
00R
-040
2SM
T
C28
3
100N
FX5R
-040
2SM
T
RLP
-130
-A
C27
3
220N
F-04
02SM
T
RLP
-130
-A
R10
90R
-040
2SM
T
R11
70R
-040
2SM
T
R10
810
0R-0
402S
MT
U45
R0_
1-3
31
2
C27
710
0NFX
5R-0
402S
MT
RLP
-130
-A
C27
127
pF-0
603S
MT
RLP
-132
C14
5 100NF-0603SMT
C28
4
100N
FX5R
-040
2SM
T
RLP
-130
-A
R11
120
R11
20R
-040
2SM
T
R29
350
R-0
402S
MT
C14
6 10NF-0402SMT
R94
0R-0
402S
MT
R11
80R
-040
2SM
T
C27
810
0NFX
5R-0
402S
MT
RLP
-130
-A
C27
227
pF-0
603S
MT
RLP
-132
TP11
R98
0R-0
402S
MT
R11
90R
-040
2SM
T
C28
510
0NFX
5R-0
402S
MT
RLP
-130
-A
R99
20
R12
00R
-040
2SM
T
R11
50R
-040
2SM
T
R29
5
50R-0402SMT
C13
8
10N
F-04
02SM
T
R10
00R
-040
2SM
T
R11
60R
-040
2SM
T
C27
410
0NFX
5R-0
402S
MT
RLP
-130
-A
C14
7 100NF-0603SMT
R29
64.
99k
C27
9
100N
FX5R
-040
2SM
T
RLP
-130
-A
R10
44_
7K-0
402S
MT
C27
510
0NFX
5R-0
402S
MT
RLP
-130
-A
C26
8
10uF
-6.3
V-08
05SM
T
RLP
-133
R10
10R
-040
2SM
T
LFE5
UM
-45F
-BG
381
U1C
VCC
IO2
H14
VCC
IO2
H15
VCC
IO2
J15
PR11
A/U
RC
_GPL
L0T_
INC
18
PR11
B/U
RC
_GPL
L0C
_IN
/S0_
IND
17
PR11
C/U
RC
_GPL
L0T_
MFG
OU
T2E1
6
PR11
D/U
RC
_GPL
L0C
_MFG
OU
T2F1
6
PR14
A/S0
_OU
TD
18
PR14
B/S1
_IN
E17
PR14
CE1
8
PR14
DF1
8
PR17
A/U
RC
_GPL
L0T_
MFG
OU
T1F1
7
PR17
B/U
RC
_GPL
L0C
_MFG
OU
T1G
18
PR17
CG
16
PR17
DH
16
PR20
AH
18
PR20
BH
17
PR20
CJ1
7
PR20
DJ1
6
PR23
A/S1
_OU
TC
20
PR23
B/S2
_IN
D19
PR23
C/V
REF
1_2
D20
PR23
DE1
9
PR26
AE2
0
PR26
BF1
9
PR26
CF2
0
PR26
DG
20
PR29
A/G
R_P
CLK
2_1
G19
PR29
BH
20
PR29
C/G
R_P
CLK
2_0
J18
PR29
DK1
8
PR32
A/PC
LKT2
_1/S
2_O
UT
J19
PR32
B/PC
LKC
2_1
K19
PR32
C/P
CLK
T2_0
/S3_
INJ2
0
PR32
D/P
CLK
C2_
0K2
0
C27
64.
7uF-
16-0
805S
MT
RLP
-133
R30
00R
-040
2SM
T
FB19
Z-60
0 oh
m /
7427
926
12
R27
54_
7K-0
402S
MT
C26
9
10uF
-6.3
V-08
05SM
T
RLP
-133
R10
54_7K-0402SMT
DN
I
C28
0
100N
FX5R
-040
2SM
T
RLP
-130
-A
C13410NF-0402SMT
1 2
C13
7
10N
F-04
02SM
T
FB20
Z-60
0 oh
m /
7427
926
12
Y3
25M
HZ
CR
YSTA
L
R10
30R
-040
2SM
T
C28
110
0NFX
5R-0
402S
MT
RLP
-130
-A
R30
10R
-040
2SM
T
DN
I
C27
0
10uF
-6.3
V-08
05SM
T
RLP
-133
C13
6
10N
F-04
02SM
T
1 2
R93
0R-0
402S
MT
R10
64_
7K-0
402S
MT
FB26
Z-60
0 oh
m /
7427
926
12
Gr/Y
el
Yel
1 2 3 6 4 5 7 8
RJ45
0826
-1X2
T-23
-F
J9A
1_M
DC
CT
1
1_M
DIC
-2
1_M
DIC
+3
1_M
DIB
+4
1_M
DIB
-5
1_M
DIB
CT
6
1_M
DD
CT
71_
MD
ID+
8
1_M
DID
-9
1_M
DIA
-10
1_M
DIA
+11
1_M
DAC
T12
1_LE
D1-
131_
LED
1+14
1_LE
D2-
151_
LED
2+16
1_SH
LD1
19
1_SH
LD2
20
R10
20R
-040
2SM
T
C28
210
0NFX
5R-0
402S
MT
RLP
-130
-A
U15
88E1
512_
56Q
FN
RX_
CTR
L43
RXD
[0]
44
RXD
[1]
45
RX_
CLK
46
RXD
[2]
47
RXD
[3]
48
VDD
O49
TXD
[0]
50
TXD
[1]
51
VDD
O52
TX_C
LK53
TXD
[2]
54
TXD
[3]
55
TX_C
TRL
56S_INP
1
S_INN2
AVDD183
S_OUTP4
S_OUTN5
DVDD6
MDC7
MDIO8
CLK1259
VDDO_SEL10
VDDO11
LED[2]/INTn12
LED[1]13
LED[0]14
MD
IP[0
]28
MD
IN[0
]27
AVD
D18
26
AVD
D33
25
MD
IP[1
]24
MD
IN[1
]23
MD
IP[2
]22
MD
IN[2
]21
AVD
D33
20
AVD
D18
19
MD
IP[3
]18
MD
IN[3
]17
RES
ETn
16
CO
NFI
G15
DVDD42
REGCAP241
DVDD_OUT40
AVDD18_OUT39
AVDD1838
REGCAP137
REG_IN36
AVDDC1835
XTAL_IN34
XTAL_OUT33
HSDACP32
HSDACN31
RSET30
RSTPT29
VSS
57
C13
5
10N
F-04
02SM
T
1 2
R10
710
0R-0
402S
MT
24
ECP5 Versa Evaluation Board User Guide
Figure 16. DDR3 Memory5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
ALL Memory controller
buses, clocks, and control
traces must be 50 Ohm
Transmission lines
PLACE CLOSE TO MEMORY CHIP
Place Address/Control Termination Resistors as close as possible to Memory Chip U7
VTT
X1 needs to be matched length
for all traces
U1 Pin
MEMORY DEVICE TERMINATION for ADDRESS/ CONTROL SIGNALS
X1
X2
Termination
at end of line
Memory
Place close to FPGA
Schematic symbols rev 4.1
Schematic symbols rev 4.1
Ban
k 6
Ban
k 7
DD
R3_
A3
DD
R3_
DQ
1
DD
R3_
DQ
4
DD
R3_
DQ
2
DD
R3_
DQ
0
DD
R3_
DQ
5
DD
R3_
DQ
7
DD
R3_
DQ
3
DD
R3_
DM
1
DD
R3_
VREF
DD
R3_
A5
DD
R3_
A3
DD
R3_
A0
DD
R3_
A8
DD
R3_
A4
DD
R3_
A1
DD
R3_
A7D
DR
3_A6
DD
R3_
A2
DD
R3_
A9D
DR
3_A1
0
DDR3_K0
DDR3_K0#
DD
R3_
A12
DD
R3_
A11
DD
R3_
BA2
DD
R3_
A12
DD
R3_
BA1
DD
R3_
RAS
#
DD
R3_
A8
DD
R3_
A5D
DR
3_A2
DD
R3_
A11
DD
R3_
SD0
DD
R3_
CS0
#
DD
R3_
DQ
9
DD
R3_
DQ
12
DD
R3_
DQ
14
DD
R3_
DQ
10
DD
R3_
DQ
8
DD
R3_
DQ
13
DD
R3_
DQ
15
DD
R3_
DQ
11
DDR3_VS
DD
R3_
OD
T0D
DR
3_R
AS#
DD
R3_
WE#
DD
R3_
CE0
DD
R3_
K0#
DD
R3_
BA0
DD
R3_
BA1
DD
R3_
RST
#
KOC
DD
R3_
A4
DD
R3_
A0
DD
R3_
A10
DD
R3_
CAS
#
DD
R3_
A9
DD
R3_
A1
DD
R3_
A6
DD
R3_
DQ
S0#
DD
R3_
DQ
S1#
DD
R3_
DQ
S1
DD
R3_
DQ
S0
DD
R3_
A7D
DR
3_BA
2
DD
R3_
OD
T0
DD
R3_
DQ
6
ZQ0
MEM
_VR
EF
DD
R3_
DM
0
DD
R3_
CAS
#D
DR
3_K0
DD
R3_
BA0
DD
R3_
WE#
DD
R3_
CE0
DD
R3_
CS0
#
DD
R3_
A0
DD
R3_
A2
DDR3_VREF
MEM
_VR
EF
ECP5
_VR
EF
DD
R3_
A6
DD
R3_
A9
DD
R3_
A3
DD
R3_
A1D
DR
3_A1
1
DD
R3_
A4D
DR
3_A7
DD
R3_
A10
DD
R3_
A12
DD
R3_
A5
DD
R3_
BA0
DD
R3_
BA1
DD
R3_
BA2
DD
R3_
CAS
#
DD
R3_
CE0
DD
R3_
OD
T0
DD
R3_
WE#
DD
R3_
RAS
#
DD
R3_
DQ
3
DD
R3_
DQ
1
DD
R3_
DQ
0D
DR
3_D
Q4
DD
R3_
DQ
2
DD
R3_
DQ
5
DD
R3_
DQ
7
DD
R3_
DQ
11
DD
R3_
DQ
15
DD
R3_
DQ
10
DD
R3_
DQ
12
DD
R3_
DM
1
DD
R3_
DQ
14
DD
R3_
DQ
8D
DR
3_D
Q9
DD
R3_
DQ
13
DD
R3_
DQ
S0#
DD
R3_
DQ
S0
DD
R3_
RST
#
PCLK
T0PC
LKC
0
SWIT
CH
4
SWIT
CH
3
SWIT
CH
2
SWIT
CH
1
SWITCH[1..8]
SWIT
CH
4
SWIT
CH
3
SWIT
CH
2
SWIT
CH
1
100M
Hz
100M
Hz_
N
DD
R3_
K0#
DD
R3_
K0
100M
Hz
100M
Hz_
N
ECP5
_VR
EF
DD
R3_
DM
0
DD
R3_
DQ
S1#
DD
R3_
DQ
S1
DD
R3_
A8
100M
Hz_
N10
0MH
z
ECP5
_VR
EF
DD
R3_
DQ
6
DD
R3_
CS0
#
1_5V
1_5V
2_5V
2_5V
DD
R3_
VTT
DD
R3_
VTT
DD
R3_
VDD
1_5V
DD
R3_
VDD
Q
DD
R3_
VDD
DD
R3_
VDD
Q
1_5V
DD
R3_
VTT
1_5V
1_5V
1_5V
1_5V
1_5V
3_3V
1_5V
1_5V
1_5V
1_5V
1_5V
1_5V
1_5V
1_5V
PCLK
T0[9
]PC
LKC
0[9
]
SWIT
CH
[1:8
][8
]
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
CA
117
DD
R3
Mem
ory
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
CA
117
DD
R3
Mem
ory
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
CA
117
DD
R3
Mem
ory
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4
C186
100NF-0603SMT
C22
6
10N
F-06
03SM
T
DI
C175
100NF-0603SMT
C219
10NF-0603SMT
+C
176
22UF-16V-TANTBSMT
C185
100NF-0603SMT
C18
1
1UF-16V-0805SMT
C183
100NF-0603SMT
C191
100NF-0603SMT
+C
179
10UF-16V-TANTBSMT
FB22
BLM
41PG
600S
N1
LFE5
UM
-45F
-BG
381
U1F
VC
CIO
7H
6
VC
CIO
7H
7
VC
CIO
7J6
PL1
1A/U
LC_G
PLL
0T_I
NA
4
PL1
1B/U
LC_G
PLL
0C_I
NA
5
PL1
1C/U
LC_G
PLL
0T_M
FGO
UT2
B5
PL1
1D/U
LC_G
PLL
0C_M
FGO
UT2
C5
PL1
4A/U
LC_G
PLL
0T_M
FGO
UT1
C4
PL1
4B/U
LC_G
PLL
0C_M
FGO
UT1
B4
PL1
4CA
3
PL1
4DB
3
PL1
7AE
4
PL1
7BD
5
PL1
7CC
3
PL1
7DD
3
PL2
0AF4
PL2
0BE
3
PL2
0CE
5
PL2
0DF5
PL2
3AA
2
PL2
3BB
1
PL2
3C/V
RE
F1_7
B2
PL2
3DC
2
PL2
6AC
1
PL2
6BD
1
PL2
6CD
2
PL2
6DE
1
PL2
9A/G
R_P
CLK
7_1
H4
PL2
9BG
5
PL2
9C/G
R_P
CLK
7_0
H5
PL2
9DH
3
PL3
2A/P
CLK
T7_1
G3
PL3
2B/P
CLK
C7_
1F3
PL3
2C/P
CLK
T7_0
F2
PL3
2D/P
CLK
C7_
0E
2
X1 100_
00M
Hz_
LVD
S
Q_N
5Q
4
VCC6
GND3
DIS
#1
NC
2
PAD7
+C
180
22UF-16V-TANTBSMT
C194
10NF-0603SMT
C204
10NF-0603SMT
C188
100NF-0603SMT
U12
LP29
98-S
O8
GND1
SD
2
VS
EN
SE
3V
RE
F4
VD
DQ
5
AVIN6
PVIN7
VTT
8
C241
10NF-0603SMT
ddr3
-96b
ga
U11
A
VD
DB
2
VD
DD
9
VD
DK
2
VD
DK
8
VD
DG
7
VD
DN
1
VD
DN
9
VD
DR
1
VD
DR
9
VD
DQ
A1
VD
DQ
A8
VD
DQ
C1
VS
SA
9
VS
SB
3
VS
SE
1
VS
SG
8
VS
SJ2
VS
SJ8
VS
SM
1
VS
SM
9
VS
SP
1
VS
SP
9
VS
ST1
VS
ST9
VS
SQ
B1
VS
SQ
B9
VS
SQ
D1
VS
SQ
D8
VS
SQ
E8
VR
EFC
AM
8
VD
DQ
C9
VD
DQ
E9
VD
DQ
F1
VD
DQ
H9
VR
EFD
QH
1
VS
SQ
F9
VS
SQ
G1
VS
SQ
G9
VD
DQ
D2
VD
DQ
H2
VS
SQ
E2
C195
100NF-0603SMT
C220
100NF-0603SMT
C202
10NF-0402SMT
R147240R-0603SMT
R14
1
0R-0
603S
MT
C17
8
1UF-16V-0805SMT
FB21
BLM
41PG
600S
N1
R15
150
R-0
402S
MT
C189
100NF-0603SMT
C242
100NF-0603SMT
R14
3
OPE
N-0
603S
MT
C200
10NF-0603SMT
C20
610
NF-
0402
SMT
C174
100NF-0603SMT
C22
5
100N
F-06
03SM
T
DI
PP1
1 2
LFE5
UM
-45F
-BG
381
U1E
VC
CIO
6L6
VC
CIO
6L7
VC
CIO
6M
6
PL3
5A/P
CLK
T6_1
G2
PL3
5B/P
CLK
C6_
1F1
PL3
5C/P
CLK
T6_0
H2
PL3
5D/P
CLK
C6_
0G
1
PL3
8A/G
R_P
CLK
6_0
J4
PL3
8BJ5
PL3
8C/G
R_P
CLK
6_1
J3
PL3
8DK
3
PL4
1AK
2
PL4
1BJ1
PL4
1CH
1
PL4
1DK
1
PL4
4AK
4
PL4
4B/V
RE
F1_6
K5
PL4
4CL4
PL4
4DL5
PL5
3AM
5
PL5
9AM
4
PL5
9BN
5
PL5
9C/D
15/IO
15N
4
PL5
9D/D
14/IO
14P
5
PL6
2A/D
13/IO
13N
3
PL6
2B/D
12/IO
12M
3
PL6
2C/D
11/IO
11L3
PL6
2D/D
10/IO
10L2
PL6
5A/L
LC_G
PLL
0T_M
FGO
UT2
N2
PL6
5B/L
LC_G
PLL
0C_M
FGO
UT2
M1
PL6
5C/D
9/IO
9L1
PL6
5D/D
8/IO
8N
1
PL6
8A/L
LC_G
PLL
0T_M
FGO
UT1
P1
PL6
8B/L
LC_G
PLL
0C_M
FGO
UT1
P2
PL6
8C/L
LC_G
PLL
0T_I
NP
3
PL6
8D/L
LC_G
PLL
0C_I
NP
4
R1424_7K-0603SMT
R15
250
R-0
402S
MT
R1R1
R1=50
Ohm
RP1
CTS
-RT1
402B
7
A2A2
B2B2
C2C2
D2D2
E2E2
F2F2
G2G2
H2H2
J2J2
A3
A3
B3
B3
C3
C3
D3
D3
E3
E3
F3F3
G3
G3
H3
H3
J3J3
A1
A1
B1
B1
C1
C1
D1
D1
E1
E1
F1F1
G1
G1
H1
H1
J1J1
R14
4
OPE
N-0
603S
MT
C197
100NF-0603SMT
C205
100NF-0603SMT
C201
100NF-0603SMT
C217
10NF-0603SMT
C173
1UF-16V-0805SMT
R15
350
R-0
402S
MT
C223
10NF-0603SMT
FB23
MPZ
1608
Y600
B
DI
12
C198
10NF-0603SMT
C187
10NF-0603SMT
R14
60R
-060
3SM
T
R15
550
R-0
402S
MT
C184
10NF-0603SMT
C172
100NF-0603SMT
R15
710
K-04
02SM
T
C192
10NF-0603SMT
C218
100NF-0603SMT
C224
100NF-0603SMT
R14
8
OPE
N-0
603S
MT
ddr3
-96b
ga
U11
B
DQ
0E
3
DQ
1F7
DQ
2F2
DQ
3F8
DQ
4H
3
DQ
5H
8
DQ
6G
2
DQ
7H
7
A0
N3
A1
P7
A2
P3
A3
N2
A4
P8
A5
P2
A6
R8
A7
R2
A8
T8
A9
R3
A10
/AP
L7
A11
R7
A12
/BC
#N
7
BA
0M
2
BA
1N
8
CA
S#
K3
CK
J7
CK
#K
7
CK
EK
9
CS
#L2
LDM
E7
LDQ
SF3
LDQ
S#
G3
OD
TK
1
RA
S#
J3
RS
T#T2
WE
#L3
ZQL8
NC
_J1
J1
NC
_L1
L1
NC
_J9
J9
NC
_L9
L9
NC
_T3
T3
NC
_T7
T7
NC
_M7
M7
DQ
8D
7
DQ
9C
3
DQ
10C
8
DQ
11C
2
DQ
12A
7
DQ
13A
2
DQ
14B
8
DQ
15A
3
UD
MD
3
UD
QS
C7
UD
QS
#B
7
BA
2M
3
C199
100NF-0603SMT
R15
450
R-0
402S
MT
C20
310
NF-
0402
SMT
1 2
+C
177
100UF-D3POSCAP
C221
10NF-0603SMT
R14
9
OPE
N-0
603S
MT
C190
10NF-0603SMT
C196
10NF-0603SMT
R14
50R
-060
3SM
T
R15
050
R-0
402S
MT
C222
100NF-0603SMT
R15
610
0R-0
402S
MT
+
C170
47UF-16V-TANTBSMT
C193
100NF-0603SMT
C17
1
1UF-16V-0805SMT
C182
10NF-0603SMT
25
ECP5 Versa Evaluation Board User Guide
Figure 17. LEDs and Switches
5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
14-S
EGME
NT D
ISPL
AY
DIP
SWIT
CH
LEDs
DP
p n m l k j gh f e d c b a
Cha
ract
er S
igna
l Map
SEG
14SE
G13
SEG
12SE
G11
SEG
10SE
G9
SEG
8
SEG
6SE
G7
SEG
5SE
G4
SEG
3SE
G2
SEG
1SE
G0
U1
R17
R16
P16
N17
P17
N18
N16
M17
M18
L17
L16
M19
L19
M20
U1
pin
Sign
alSe
gmen
t
D21
D22
D24
D25
D26
D27
D29
D28
LED
s Si
gnal
Map
LED
0
LED
1
LED
2
LED
3
LED
4
LED
5
LED
6
LED
7
D17
E16
F16
D18
E17
E18
F18
F17
U1
pin
Sign
alLE
D
Switc
h Si
gnal
Map 81 2 3 4 5 6 7
H2
K3
G3
F2 J18
K18
J19
K20
U1
pin
SWIT
CH
Sign
al
SWIT
CH
8
SWIT
CH
1
SWIT
CH
2
SWIT
CH
3
SWIT
CH
4
SWIT
CH
5
SWIT
CH
6
SWIT
CH
7
SWIT
CH
4
SWIT
CH
3
SWIT
CH
2
SWIT
CH
1
SWIT
CH
6
SWIT
CH
7
SWIT
CH
5
SWIT
CH
8
SWITCH[1..8]
SWIT
CH
4SW
ITC
H3
SWIT
CH
2SW
ITC
H1
SWIT
CH
6SW
ITC
H7
SWIT
CH
5
SWIT
CH
8
LED
0
LED
2
LED
3
LED
1
LED
6
LED
7
LED
4
LED
5
SEG
8
SEG
2
SEG
11
SEG
14
SEG
7
SEG
4
SEG
10
SEG
13
SEG
6
SEG
9
SEG
3
SEG
12
SEG
0
SEG
1
SEG
5
SEG[0:14]
USR
0_PU
USR
3_PU
POLL
_PU
DL_
UP_
PU
USR
1_PU
USR
2_PU
PLL_
LK_P
U
L0_P
U
LED[0:7]
1_5V
2_5V
2_5V
2_5V
SEG
[0:1
4][3
] [5]
SWIT
CH
[1:8
][6
] [7
]
LED
[0:7
][6
]
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
118
LED
s &
Sw
itche
s
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
118
LED
s &
Sw
itche
s
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
118
LED
s &
Sw
itche
s
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4
RN
6B2
15
RN
8H8
9
D22
LED
_GR
EEN
_060
3
RN
9HEX
B2H
V472
JV4_
7K8
9
D29
LED
_RED
_060
3
RN
6C3
14
D26
LED
_RED
_060
3
RN
8C
EXB2
HV6
80JV
68R
314
RN
7EEX
B2H
V221
JV22
0R5
12
RN
9GEX
B2H
V472
JV4_
7K7
10
RN
6D4
13
D25
LED
_YEL
LOW
_060
3
RN
6AEX
B2H
V680
JV68
R 116
RN
7GEX
B2H
V221
JV22
0R7
10
RN
6E5
12
D27
LED
_RED
_060
3
RN
9AEX
B2H
V472
JV4_
7K1
16
RN
6F6
11
D21
LED
_GR
EEN
_060
3
RN
7DEX
B2H
V221
JV22
0R4
13
RN
6G7
10
D24
LED
_YEL
LOW
_060
3
RN
9BEX
B2H
V472
JV4_
7K2
15
RN
7AEX
B2H
V221
JV22
0R1
16
RN
6H8
9
RN
9CEX
B2H
V472
JV4_
7K3
14
RN
8A1
16
RN
9DEX
B2H
V472
JV4_
7K4
13
RN
8B2
15
RN
7FEX
B2H
V221
JV22
0R6
11
RN
8D4
13
ABCDEFGHJKLMNPDPD23
14-S
EGM
ENT
14
101167816915135 121 432
RN
7CEX
B2H
V221
JV22
0R3
14
RN
8E5
12
RN
9EEX
B2H
V472
JV4_
7K5
12
RN
7HEX
B2H
V221
JV22
0R8
9
RN
8F6
11
D28
LED
_RED
_060
3
SW3
TDA
DIP
-8
RN
9FEX
B2H
V472
JV4_
7K6
11
RN
8G7
10
RN
7BEX
B2H
V221
JV22
0R2
15
26
ECP5 Versa Evaluation Board User Guide
Figure 18. Reference Clock Generator
5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
Pla
ce b
ypas
s ca
ps c
lose
to o
utpu
t ban
ksu
pply
pin
s.
REF
CLK
P_D
0
REF
CLK
N_D
0VC
CO
PCIE
_CLK
PPC
IE_C
LKN
CLK
_RES
ETn
CLK
_LO
CK1
CLK
_VC
C
CLK
_SC
LC
LK_S
DA
VCC
O
ispC
LOC
K_TD
I
ispC
LOC
K_TD
OFT
DI_
TMS
FTD
I_TC
KC
LK_S
DA
156M
Hz_
VREF
156M
Hz_
EN
156M
Hz
156M
Hz
156M
Hz_
VREF
PCLK
C0
PCLK
T0
EXPC
ON
_OSC
REF
CLK
P_D
1
REF
CLK
N_D
1
CLK
_SC
L
CLK
_VC
C
3_3V
3_3V
3_3V
3_3V
CLK
_VC
C
REF
CLK
P_D
0[4
]
REF
CLK
N_D
0[4
]
SDA
[3]
SCL
[3]
PCIE
_CLK
P[4
]PC
IE_C
LKN
[4]
PRSN
T[4
]
156M
Hz_
EN[3
]
PCLK
T0[7
]
PCLK
C0
[7]
EXPC
ON
_OSC
[10]
CLK
_RES
ETn
[3]
REF
CLK
P_D
1[4
]
REF
CLK
N_D
1[4
]
FTD
I_TM
S[3
]FT
DI_
TCK
[3]
ispC
LOC
K_TD
I[3
]
ispC
LOC
K_TD
O[3
]
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
119
RE
F C
LOC
K G
EN
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
119
RE
F C
LOC
K G
EN
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
119
RE
F C
LOC
K G
EN
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4
R16
3
680R
-040
2SM
T
R18
310
R-0
402S
MT
DI
X2 156.
25M
Hz_
LVC
MO
S
VCC
6
GN
D3
OU
TP4
EN1
NC12
NC25
PAD7
D30
LED
_GR
EEN
_060
3
R18
610
R-0
402S
MT
DI
U13
ispC
LOC
K540
6D
DI
USE
R3
45U
SER
246
USE
R1
47U
SER
048
VCCJ37
TDO
38
TMS
39
TCK
40
TDI
41
RES
ETb
42
VCC
O_0
33
BAN
K_0P
35
BAN
K_0N
34
GN
DO
_036
VCC
O_1
32
GN
DO
_129
BAN
K_1P
31
BAN
K_1N
30
VCC
O_2
25
GN
DO
_228
BAN
K_2P
27
BAN
K_2N
26
VCC
O_3
12
GN
DO
_39
BAN
K_3P
10
BAN
K_3N
11
VCC
O_4
5
GN
DO
_48
BAN
K_4P
6
BAN
K_4N
7
VCC
O_5
4
GN
DO
_51
BAN
K_5P
2
BAN
K_5N
3
REF
AP16
REF
AN15
REF
AVTT
14
REF
BP19
REF
BN18
REF
BVTT
17
RR
EF24
FBKP
22
FBKN
21
FBKV
TT20
GNDD43
GNDA13
VCCD44
VCCA23
DIE_PAD49
R16
810
R-0
402S
MT
DI
FB24
MPZ
1608
Y600
B
DI
12
C23
2
100N
F-06
03SM
T
DIR
159
220R
-040
2SM
TD
I
C23
4
10N
F-06
03SM
T
DI
C23
6
10N
F-06
03SM
T
DI
C23
3
100N
F-06
03SM
T
DI
R16
6
220R
-040
2SM
TD
I
R16
410
R-0
402S
MT
DI
J13
HEA
DER
3(D
NP)
1 2 3
C22
96.
8UF-
TAN
-080
5SM
T6V
TAN
TD
I
R18
04_
7K-0
402S
MT
DI
C23
5
560P
F-06
03SM
T
DI
R16
24_
7K-0
402S
MT
R16
747
0R-0
402S
MT
DI
R18
14_
7K-0
402S
MT
DI
R16
90R
-060
3SM
T
R16
00R
-040
2SM
T
C22
7
100N
F-06
03SM
T
DI
FB25
MPZ
1608
Y600
B
DI
1 2
R15
810
R-0
402S
MT
DI
C23
1
100N
F-06
03SM
T
DI
C22
8
10N
F-06
03SM
T
DI
R17
00R
-060
3SM
T
R16
510
R-0
402S
MT
DI
R16
110
R-0
402S
MT
DI
27
ECP5 Versa Evaluation Board User Guide
Figure 19. Expansion Connector
5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
Pin 2 removed for coding
of expansion board
5VIN
GND
Sche
mati
c sy
mbol
s re
v 4.
1
Sche
mati
c sy
mbol
s re
v 4.
1
Ban
k 0
Ban
k 1
EXPC
ON
_IO
30EX
PCO
N_I
O32
EXPC
ON
_IO
34EX
PCO
N_I
O36
EXPC
ON
_IO
38
EXPC
ON
_2V5
EXPC
ON
_IO
40
EXPC
ON
_2V5
EXPC
ON
_OSC
EXPC
ON
_CLK
INEX
PCO
N_C
LKO
UT
EXPC
ON
_3V3
EXPC
ON
_IO
41EX
PCO
N_I
O42
EXPC
ON
_IO
43EX
PCO
N_I
O44
EXPC
ON
_IO
45
EXPC
ON
_IO
39EX
PCO
N_I
O37
EXPC
ON
_IO
35EX
PCO
N_I
O33
EXPC
ON
_IO
31EX
PCO
N_I
O29
EXPC
ON
_IO
1EX
PCO
N_I
O3
EXPC
ON
_IO
5EX
PCO
N_I
O7
EXPC
ON
_IO
9EX
PCO
N_I
O11
EXPC
ON
_IO
13EX
PCO
N_I
O15
EXPC
ON
_IO
20
EXPC
ON
_IO
23
EXPC
ON
_IO
26
EXPC
ON
_IO
0EX
PCO
N_I
O2
EXPC
ON
_IO
4EX
PCO
N_I
O6
EXPC
ON
_IO
8EX
PCO
N_I
O10
EXPC
ON
_IO
12EX
PCO
N_I
O14
EXPC
ON
_IO
16EX
PCO
N_I
O17
EXPC
ON
_IO
18EX
PCO
N_I
O19
EXPC
ON
_IO
21EX
PCO
N_I
O22
EXPC
ON
_3V3
EXPC
ON
_IO
24EX
PCO
N_I
O25
EXPC
ON
_IO
27EX
PCO
N_I
O28
HPE
_RES
OU
T#
CAR
DSE
L#
EXPC
ON
_OSC
EXPC
ON
_IO
32
EXPC
ON
_IO
34EX
PCO
N_I
O35
EXPC
ON
_IO
33
EXPC
ON
_IO
40EX
PCO
N_I
O41
EXPC
ON
_IO
42EX
PCO
N_I
O43
EXPC
ON
_IO
44EX
PCO
N_I
O45
EXPC
ON
_IO
39EX
PCO
N_I
O38
EXPC
ON
_IO
31
HPE
_RES
OU
T#C
ARD
SEL#
EXPC
ON
_CLK
OU
T
EXPC
ON
_IO
26
EXPC
ON
_IO
28EX
PCO
N_I
O29
EXPC
ON
_IO
27
EXPC
ON
_IO
16EX
PCO
N_I
O17
EXPC
ON
_IO
18EX
PCO
N_I
O19
EXPC
ON
_IO
20EX
PCO
N_I
O21
EXPC
ON
_IO
22EX
PCO
N_I
O23
EXPC
ON
_IO
24EX
PCO
N_I
O25
EXPC
ON
_IO
0EX
PCO
N_I
O1
EXPC
ON
_IO
6
EXPC
ON
_IO
3EX
PCO
N_I
O4
EXPC
ON
_IO
5
EXPC
ON
_IO
2
EXPC
ON
_IO
7EX
PCO
N_I
O8
EXPC
ON
_IO
9
EXPC
ON
_CLK
IN
EXPC
ON
_IO
11EX
PCO
N_I
O12
EXPC
ON
_IO
13
EXPC
ON
_IO
14EX
PCO
N_I
O15
PCIE
_PER
STN
RXD
_UAR
T
TXD
_UAR
T
EXPC
ON
_IO
10
EXPC
ON
_IO
37
EXPC
ON
_IO
36
EXPC
ON
_IO
30
3_3V
3_3V
3_3V
3_3V
2_5V
3_3V
EXPC
ON
_OSC
[9]
PCIE
_PER
STN
[4]
156M
Hz_
EN[9
]
TXD
_UAR
T[9
]
RXD
_UAR
T[6
]
Dat
e:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
1110
Exp
ansi
on C
onne
ctor
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
1110
Exp
ansi
on C
onne
ctor
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4D
ate:
Size
Sche
mat
ic R
ev
ofSh
eet
Title
Latti
ce S
emic
ondu
ctor
App
licat
ions
Emai
l: te
chsu
ppor
t@La
ttice
sem
i.com
Boar
d R
ev
Proj
ect
BA
1110
Exp
ansi
on C
onne
ctor
EC
P5
VE
RS
A E
val B
oard
AW
edne
sday
, Dec
embe
r 03,
201
4
X4 HD
R40
12
34
56
78
910
1112
1314
1516
1718
1920
2122
2324
2526
2728
2930
3132
3334
3536
3738
3940
C23
8 100NF-0603SMT
R17
50R
-060
3SM
T
LFE5
UM
-45F
-BG
381
U1A
VCC
IO0
F10
VCC
IO0
F9
PT11
AC
6
PT11
BC
7
PT13
AE8
PT13
BD
8
PT15
AC
8
PT15
BB8
PT18
AA7
PT18
BA8
PT20
AD
9
PT20
BE9
PT27
AC
9
PT29
AD
10
PT29
BE1
0
PT31
AB9
PT31
BC
10
PT33
A/G
R_P
CLK
0_1
A9
PT33
B/G
R_P
CLK
0_0
B10
PT36
A/PC
LKT0
_1A1
0
PT36
B/PC
LKC
0_1
A11
PT38
A/PC
LKT0
_0B1
1
PT38
B/PC
LKC
0_0
C11
PT4A
/ULC
_GPL
L1T_
INA6
PT4B
/ULC
_GPL
L1C
_IN
B6
PT6A
E6
PT6B
D6
PT9A
E7
PT9B
D7
C23
9 10NF-0402SMT
TP13
C23
7 10NF-0402SMT
C24
0 100NF-0603SMT
LFE5
UM
-45F
-BG
381
U1B
VCC
IO1
F11
VCC
IO1
F12
PT42
A/PC
LKT1
_1D
11
PT42
B/PC
LKC
1_1
E11
PT44
A/PC
LKT1
_0B1
2
PT44
B/PC
LKC
1_0
C12
PT47
A/G
R_P
CLK
1_0
D12
PT47
B/G
R_P
CLK
1_1
E12
PT49
AA1
2
PT49
BA1
3
PT51
AB1
3
PT51
BC
13
PT53
AD
13
PT53
BE1
3
PT56
AA1
4
PT56
BC
14
PT58
AD
14
PT58
BE1
4
PT67
AA1
5
PT69
AB1
5
PT69
BC
15
PT71
AD
15
PT71
BE1
5
PT74
AA1
6
PT74
BB1
6
PT76
AC
16
PT76
BD
16
PT78
AB1
7
PT78
BC
17
PT80
AA1
7
PT80
BB1
8
PT83
AA1
8
PT83
BB1
9
PT85
A/U
RC
_GPL
L1T_
INA1
9
PT85
B/U
RC
_GPL
L1C
_IN
B20
R17
70R
-060
3SM
T- D
NI
TP12
R17
60R
-060
3SM
T
X3 HD
R40
12
34
56
78
910
1112
1314
1516
1718
1920
2122
2324
2526
2728
2930
3132
3334
3536
3738
3940
28
ECP5 Versa Evaluation Board User Guide
Appendix B. Bill of MaterialsTable 12. ECP5 Versa Evaluation Board Bill of Materials
Item Quantity Reference Part Manufacturer Part Number Description
1 1 CN1 PCI Express x1 Edge Fin-ger Conn.
2 33 C1,C2,C3,C4,C5,C20,C21,C29,C33,C85,C89,C92,C95,C96,C97,C98,C99,C100,C108,C110,C113,C134,C135,C136,C137,C138,C146,C202,C203,C206,C237,C239,C243
10NF-0402SMT Panasonic ECJ0EB1E103K CAP .01UF 25V CERAMIC X7R 0402
3 24 C6,C7,C8,C9,C11,C22,C23,C28,C30,C34,C66,C67,C68,C69,C70,C72,C77,C81,C88,C91,C106,C111,C114,C115
100NF-0402SMT Panasonic ECJ-0EB1A104K CAP .1UF 10V CERAMIC X5R 0402
4 8 C18,C25,C26,C36,C102,C104,C176,C180
22UF-16V-TANTBSMT Kemet T491B226M016AT CAPACITOR TANT 22UF 16V 20% SMD
5 12 C19,C24,C27,C35,C101,C103,C171,C173,C178,C181,C391,C394
1UF-16V-0805SMT Panasonic ECJ-2FB1C105K CAP 1UF 16V CERAMIC 0805 X5R
6 7 C31,C32,C90,C93,C94,C105,C112
1NF-0402SMT TDK Corporation C1005C0G1E102J CAP CER 1000PF 25V C0G 5% 0402
7 2 C37,C51 10uF,25V-1206SMT TDK Corporation C3216Y5V1E106Z CAP CER 10UF 25V Y5V 1206
8 6 C38,C39,C52,C53,C255,C273
220NF-0402SMT TDK Corporation C1005X7R1C224K050BC CAP CER 22000PF 16V X7R 10% 0402
9 10 C40,C41,C42,C49,C50,C54,C55,C58,C63,C64
22uF,6.3V-0805SMT TDK Corporation C2012X5R0J226M CAP CER 22UF 6.3V X5R 20% 0805
10 4 C43,C44,C56,C57 1000pF-0402SMT Panasonic ECJ-0EB1E102K CAP 1000PF 25V CERAMIC X7R 0402
11 4 C45,C48,C59,C62 330pF-0402SMT TDK Corporation C1005C0G1H331J CAP CER 330PF 50V C0G 5% 0402
12 4 C46,C47,C60,C61 10pF-0402SMT TDK Corporation C1005C0G1H100D CAP CER 10PF 50V C0G 0402
13 2 C65,C71 4_7UF-10V-SMT TDK Corporation C1608X5R1A475K CAP CER 4.7UF 10V X5R 0603
14 1 C74 3_3UF-10V-SMT TDK Corporation C1608X5R1A335K CAP CER 3.3UF 10V X5R 0603
15 33 C78,C84,C107,C109,C145,C147,C172,C174,C175,C183,C185,C186,C188,C189,C191,C193,C195,C197,C199,C201,C205,C218,C220,C222,C224,C225,C227,C231,C232,C233,C238,C240,C242
100NF-0603SMT Panasonic ECJ-1VF1C104Z CAP .1UF 16V CERAMIC Y5V 0603
16 2 C79,C80 12PF-0603SMT TDK Corporation C1608C0G1H120J CAP CER 12PF 50V C0G 5% 0603
17 27 C86,C87,C244,C247,C248,C256,C258,C259,C260,C261,C262,C263,C264,C265,C266,C267,C274,C275,C277,C278,C279,C280,C281,C282,C283,C284,C285
100NFX5R-0402SMT Kemet C0402C104K8PACTU CAP .10UF 10V CERAMIC X5R 0402
18 1 C170 47UF-16V-TANTBSMT Kemet B45196H2476K209 CAP TANTALUM 47UF 10V 10% SMD
19 1 C177 100UF-D3POSCAP Sanyo 6TPE100MI 100UF,6.3V ,D2E. POSCAP
20 1 C179 10UF-16V-TANTBSMT AVX TAJB106K016R CAP TANTALUM 10UF 16V 10% SMD
21 19 C182,C184,C187,C190,C192,C194,C196,C198,C200,C204,C217,C219,C221,C223,C226,C228,C234,C236,C241
10NF-0603SMT Kemet C0603C103K5RACTU CAP .01UF 50V CERAMIC X7R 0603
29
ECP5 Versa Evaluation Board User Guide
22 1 C229 6.8UF-TAN-0805SMT Kemet T494R685K006AS CAP TANT 6.8UF 6.3V 10% SMD
23 1 C235 560PF-0603SMT Kemet C0603C561K5RACTU CAP 560PF 50V CERAMIC X7R 0603
24 2 C245,C246 100pF-0402SMT Panasonic ECJ-0EB1E101K CAP 100PF 25V CERAMIC X7R 0402
25 3 C249,C286,C287 20pF-0603SMT TDK Corporation C1608C0G1H200J CAP CER 20PF 50V C0G 5% 0603
26 8 C250,C251,C252,C268,C269,C270,C392,C393
10uF-6.3V-0805SMT AVX 08056C106KAT2A CAP CER 10UF 6.3V X7R 10% 0805
27 4 C253,C254,C271,C272 27pF-0603SMT Kemet C0603C270J5GACTU CAP CERAMIC 27PF 50V NP0 0603
28 2 C257,C276 4.7uF-16-0805SMT TDK Corporation C2012Y5V1C475Z/0.85 CAP CER 4.7UF 16V Y5V 0805
29 4 D1,D2,D5,D6 1N4448W Fairchild 1N4448WT DIODE 75V 200MA SOD523F
30 4 D3,D4,D7,D8 DFLS220L Diodes Inc DFLS220L DIODE SCHOTTKY 2A 20V PWRDI 123
31 11 D9,D10,D11,D12,D15,D16,D20,D21,D22,D30,D31
LED_GREEN_0603 Wurth 150060VS75000 LED 1.6X0.8MM 568NM GRN CLR SMD
32 1 D13 LED_BLUE_0603 Wurth 150060BS75000 LED 1.6X0.8 470NM BL WTR CLR SMD
33 1 D14 SCHOTTKY/VISHAY-V12P10
Vishay V12P10-M3/86A DIODE SCHOTTKY 12A 100V SMPC TO-277A
34 7 D17,D18,D19,D26,D27,D28,D29
LED_RED_0603 Wurth 150060RS75000 LED 1.6X0.8MM 625NM RED CLR SMD
35 1 D23 14-SEGMENT Kingbright ACPSA04-41SRWA LED Display
36 2 D24,D25 LED_YELLOW_0603 Wurth 150060YS75000 LED 1.6X0.8MM 588NM YLW CLR SMD
37 7 FB2,FB3,FB4,FB7,FB8,FB21,FB22
BLM41PG600SN1 Wurth 742792410 FERRITE CHIP 60 OHM 6000MA 1806
38 5 FB5,FB6,FB23,FB24,FB25 MPZ1608Y600B Wurth 742792602 FERRITE CHIP 60 OHM 2.3A 0603
39 6 FB16,FB17,FB18,FB19,FB20,FB26
Z-600 ohm / 7427926 Wurth 74279265 FERRITE BEAD 600 OHM .2A 0603
40 1 F1 F1251CT-ND Littlefuse 0154010.DR FUSEBLOCK WITH 10A FUSE SMD
41 1 J2 SKT_MINIUSB_B_RA NELTRON 5075BMR-05-SM-CR CONN MINI USB RCPT RA TYPE B SMD
42 1 J3 HEADER 10 Wurth 61301011121 10x1-0.25 Header
43 2 J4,J50 HEADER 3X2 Wurth 61300621121 3x2-0.25 Header
44 4 J5,J6,J7,J8 SMA Molex 73391-0060 CONN JACK SMA STR 50 OHM PCB
45 1 J9 0826-1X2T-23-F Bellfuse 0826-1X2T-23-F CONN MAGJACK 2PORT GIGABIT GO/Y
46 1 J11 PJ-002A Wurth 694106301002
47 1 J13 HEADER 3(DNP) DNI TSW-103-07-T-S 3x1-0.25 Header
48 4 L1,L2,L3,L4 4.7uH-SPD62R-472M API Delavan SPD62R-472M 6.60mm x 6.20mm x 3.00mm, 4.7uH Power inductor
49 1 L5 1UH-1206SMT Murata LQM31PN1R0M00L INDUCTOR 1.0UH 1.2A 1206
50 1 PP1 PROBEPOINT DNI
51 4 Q1,Q2,Q3,Q4 2N2222/SOT23 Diodes Inc MMBT2222A-7 TRANS NPN 40V 350MW SMD SOT-23
52 2 RN6,RN8 EXB2HV680JV Panasonic EXB2HV680JV RES ARRAY 68 OHM 5% 8 RES SMD
53 1 RN7 EXB2HV221JV Panasonic EXB2HV221JV RES ARRAY 220 OHM 5% 8 RES SMD
54 1 RN9 EXB2HV472JV Panasonic EXB2HV472JV RES ARRAY 4.7K OHM 5% 8 RES SMD
Item Quantity Reference Part Manufacturer Part Number Description
30
ECP5 Versa Evaluation Board User Guide
55 1 RP1 CTS-RT1402B7 CTS Corporation Resis-tor/Electrocomponents
RT2402B7 RES NET DDR SDRAM 50 OHM 3X9 BGA
56 4 R6,R10,R12,R14 51K-0402SMT Panasonic ERJ-2RKF5102X RES 51.0K OHM 1/10W 1% 0402 SMD
57 1 R7 21_5K-0603SMT Panasonic ERJ-3EKF2152V RES 21.5K OHM 1/10W 1% 0603 SMD
58 1 R8 35_7K-0603SMT Panasonic ERJ-3EKF3572V RES 35.7K OHM 1/10W 1% 0603 SMD
59 6 R9,R21,R27,R28,R29,R65 10K-0603SMT Panasonic ERJ-3EKF1002V RES 10.0K OHM 1/10W 1% 0603 SMD
60 1 R11 34K-0402SMT Panasonic ERJ-2RKF3402X RES 34.0K OHM 1/10W 1% 0402 SMD
61 1 R13 11_5K-0603SMT Panasonic ERJ-3EKF1152V RES 11.5K OHM 1/10W 1% 0603 SMD
62 1 R15 3_83K-0603SMT Panasonic ERJ-3EKF3831V RES 3.83K OHM 1/10W 1% 0603 SMD
63 2 R16,R37 15K-0603SMT Panasonic ERJ-3EKF1502V RES 15.0K OHM 1/10W 1% 0603 SMD
64 1 R17 16_9K-0603SMT Panasonic ERJ-3EKF1692V RES 16.9K OHM 1/10W 1% 0603 SMD
65 1 R18 63_4K-0402SMT Panasonic ERJ-2RKF6342X RES 63.4K OHM 1/10W 1% 0402 SMD
66 1 R19 30_1K-0402SMT Panasonic ERJ-2RKF3012X RES 30.1K OHM 1/10W 1% 0402 SMD
67 1 R20 20K-0402SMT Panasonic ERJ-2RKF2002X RES 20.0K OHM 1/10W 1% 0402 SMD
68 4 R22,R23,R24,R25 1_8K-1206SMT Panasonic ERJ-8ENF1801V RES 1.80K OHM 1/4W 1% 1206 SMD
69 5 R26,R30,R31,R61,R179 220R-0603SMT Panasonic ERJ-3EKF2200V RES 220 OHM 1/10W 1% 0603 SMD
70 12 R32,R33,R36,R38,R76,R141,R145,R146,R169,R170,R175,R176
0R-0603SMT Panasonic ERJ-3GEY0R00V RES 0.0 OHM 1/10W 0603 SMD
71 44 R35,R39,R52,R83,R84,R86,R87,R88,R89,R93,R94,R98,R100,R101,R102,R103,R109,R110,R112,R113,R115,R116,R117,R118,R119,R120,R121,R122,R123,R124,R125,R126,R127,R128,R129,R130,R131,R133,R134,R160,R298,R299,R300,R301
0R-0402SMT Panasonic ERJ-2GE0R00X RES 0.0 OHM 1/10W 0402 SMD
72 12 R40,R90,R91,R92,R104,R105,R106,R162,R180,R181,R274,R275
4_7K-0402SMT Panasonic ERJ-2RKF4701X RES 4.70K OHM 1/10W 1% 0402 SMD
73 8 R41,R42,R43,R51,R53,R68,R69,R157
10K-0402SMT Panasonic ERJ-2RKF1002X RES 10.0K OHM 1/10W 1% 0402 SMD
74 1 R44 12K-0603SMT Panasonic ERJ-3EKF1202V RES 12.0K OHM 1/10W 1% 0603 SMD
75 12 R45,R46,R47,R49,R57,R58,R59,R72,R95,R135,R136,R142
4_7K-0603SMT Panasonic ERJ-3EKF4701V RES 4.70K OHM 1/10W 1% 0603 SMD
76 3 R48,R71,R75 2_2K-0603SMT Panasonic ERJ-3EKF2201V RES 2.20K OHM 1/10W 1% 0603 SMD
77 1 R50 1M-0603SMT Panasonic ERJ-3EKF1004V RES 1.00M OHM 1/10W 1% 0603 SMD
78 3 R55,R56,R60 680R-0603SMT Panasonic ERJ-3EKF6800V RES 680 OHM 1/10W 1% 0603 SMD
79 5 R63,R64,R66,R67,R70 0.1 Vishay Dale WSL2010R1000FEA RES .1 OHM 1/2W 1% 2010 SMD
80 5 R73,R74,R107,R108,R156 100R-0402SMT Panasonic ERJ-2RKF1000X RES 100 OHM 1/10W 1% 0402 SMD
81 4 R85,R99,R111,R114 20 Vishay CRCW040220R0FKED RES 20.0 OHM 1/16W 1% 0402 SMD
Item Quantity Reference Part Manufacturer Part Number Description
31
ECP5 Versa Evaluation Board User Guide
82 7 R96,R182,R188,R189,R190,R191,R192
1K-0603SMT Panasonic ERJ-3EKF1001V RES 1.00K OHM 1/10W 1% 0603 SMD
83 1 R140 0.01 Vishay Dale WSL2512R0100FEA18 RES .01 OHM 2W 1% 2512 SMD
84 5 R143,R144,R148,R149,R178
OPEN-0603SMT DNI
85 1 R147 240R-0603SMT Panasonic ERJ-3EKF2400V RES 240 OHM 1/10W 1% 0603 SMD
86 10 R150,R151,R152,R153,R154,R155,R291,R292,R293,R295
50R-0402SMT Vishay FC0402E50R0FST1 RES 50 OHM 50MW +/-1% 0402 SMD
87 7 R158,R161,R164,R165,R168,R183,R186
10R-0402SMT Panasonic ERJ-2RKF10R0X RES 10.0 OHM 1/10W 1% 0402 SMD
88 2 R159,R166 220R-0402SMT Panasonic ERJ-2RKF2200X RES 200 OHM 1/10W 1% 0402 SMD
89 1 R163 680R-0402SMT Panasonic ERJ-2RKF6800X RES 680 OHM 1/10W 1% 0402 SMD
90 1 R167 470R-0402SMT Panasonic ERJ-2RKF4700X RES 470 OHM 1/10W 1% 0402 SMD
91 1 R177 0R-0603SMT- DNI DNI
92 1 R184 121K-0603SMT Panasonic ERJ-3EKF1213V RES 121K OHM 1/10W 1% 0603 SMD
93 1 R185 110K-0603SMT Panasonic ERJ-3EKF1103V RES 110K OHM 1/10W 1% 0603 SMD
94 1 R187 50R-0603SMT Panasonic ERJ-3EKF49R9V RES 49.9 OHM 1/10W 1% 0603 SMD
95 2 R294,R296 4.99k Panasonic ERJ-2RKF4991X RES 4.99K OHM 1/10W 1% 0402 SMD
96 2 SW1,SW2 PTS645SM43SMTR92 LFS
Wurth 430483031816 SPST SMD
97 1 SW3 TDA DIP-8 Wurth 416131160808 8-DIP
98 4 TH1,TH2,TH3,TH4 ThruHole DNI
99 39 TP1,TP2,TP3,TP4,TP5,TP6,TP7,TP8,TP9,TP10,TP11,TP12,TP13,TP14,TP15,TP16,TP17,TP18,TP19,TP20,TP21,TP22,TP23,TP24,TP25,TP38,TP39,TP40,TP41,TP42,TP43,TP44,TP45,TP46,TP47,TP48,TP49,TP50,TP51
TestPoint DNI
100 1 U1 LFE5UM-45F-BG381 LATTICE SUPPLIED LFE5U-45F-7BG381C
101 2 U3,U4 LT3508EUF LATTICE SUPPLIED LT3508EUF#PBF Dual Monolithic 1.4A Step-Down Switching Regulator
102 1 U5 FT2232HL FTDI FTD2232HL USB-UART/JTAG
103 1 U6 93LC56C-I/SN MicroChip 93LC56C-I/SN IC EEPROM 2KBIT 3MHZ 8SOIC
104 1 U11 ddr3-96bga Micron MT41K64M16TW-107:J 64Mb/x16, 1.5V, 96-ball FBGA, 667 MHz, DDR3-1333
105 1 U12 LP2998-SO8 National LP2998MAX/NOPB Termination regulator
106 1 U13 ispCLOCK5406D LATTICE SUPPLIED ISPPAC-CLK5406D-01SN48I
107 2 U14,U15 88E1512_56QFN LATTICE SUPPLIED 88E1512-A0-NNP2C000 SINGLE-PORT EEE GIGABIT ETHER
108 2 U44,U45 R0_1-3 Panasonic ERJ-3GEY0R00V RES 0.0 OHM 1/10W 0603 SMD
109 1 U52 N25QxxxA13xSF Micron N25Q128A13ESF40G Serial Flash
110 2 U53,U54 LT3085 LATTICE SUPPLIED LT3085EMS8E#PBF Adjustable 500mA Single Resistor Low Dropout Regulator
Item Quantity Reference Part Manufacturer Part Number Description
32
ECP5 Versa Evaluation Board User Guide
111 1 X1 100_00MHz_LVDS SiTime SiT9120AC-2D2-33E100.000
100MHz Low-Jitter LVDS Clock Osc., 7mm x 5mm, 50ppm
112 1 X2 156.25MHz_LVCMOS SiTime SiT8256AI-83-33E-156.250T
156.25MHz Single ended CMOS Clock Osc., 7mm x 5mm
113 2 X3,X4 HDR40 Wurth 61302021121 HEADER 40POS .100" DL TIN
114 1 Y1 12MHZ CTS ATS120SM-T CRYSTAL 12.0000MHZ 20PF SMD
115 2 Y2,Y3 25MHZ Citizen HC49US-25.000MABJ-UB
CRYSTAL 25.000 MHZ 18PF HC49/US
Item Quantity Reference Part Manufacturer Part Number Description
