Digital Logic Design - Third...

33
Digital Logic Design Malik Najmus Siraj siraj@case edu pk siraj@case .edu.pk

Transcript of Digital Logic Design - Third...

Page 1: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Digital Logic Design

Malik Najmus Siraj

siraj@case edu [email protected]

Page 2: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Lecture 07Lecture 07

Digital Logic Design@CASE by Najmus Siraj

Page 3: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Today’s agendaToday’s agendaRecapp

Logic gates

Active high and active low logicg g

Design Problem

Karnaugh Mapg

Digital Logic Design@CASE by Najmus Siraj

Page 4: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

RecapRecapComplement of a function

Minterms and Maxterms

Sum of Product and Product of Sum

Digital Logic Design@CASE by Najmus Siraj

Page 5: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Logic GatesLogic Gates

Digital Logic Design@CASE by Najmus Siraj

Page 6: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Digital Logic Design@CASE by Najmus Siraj

Page 7: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

A ti High d A ti L L gi L lActive High and Active Low Logic Level

Digital Logic Design@CASE by Najmus Siraj

Page 8: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Design problemDesign problem

Digital Logic Design@CASE by Najmus Siraj

Page 9: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Digital Logic Design@CASE by Najmus Siraj

Page 10: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Comparison of Boolean expressionp p

Digital Logic Design@CASE by Najmus Siraj

Page 11: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Canonical formCanonical form

Digital Logic Design@CASE by Najmus Siraj

Page 12: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Canonical FormCanonical Form

Digital Logic Design@CASE by Najmus Siraj

Page 13: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Dual Canonical formDual Canonical form

Digital Logic Design@CASE by Najmus Siraj

Page 14: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Dual Canonical formDual Canonical form

Digital Logic Design@CASE by Najmus Siraj

Page 15: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Some of product (SOP) FormSome of product (SOP) Form

Digital Logic Design@CASE by Najmus Siraj

Page 16: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Chapter 3Chapter 3

Gate Level Minimization

Digital Logic Design@CASE by Najmus Siraj

Page 17: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Karnaugh mapKarnaugh map

Digital Logic Design@CASE by Najmus Siraj

Page 18: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Karnaugh MapKarnaugh Map

Digital Logic Design@CASE by Najmus Siraj

Page 19: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Boolean function in K mapBoolean function in K-map

Digital Logic Design@CASE by Najmus Siraj

Page 20: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Lecture 8Lecture 8

Digital Logic Design@CASE by Najmus Siraj

Page 21: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Today’s agendaToday’s agendaRecap

2 variable K-map

3-variable K-map

4- variable K-map

Digital Logic Design@CASE by Najmus Siraj

Page 22: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

3 variable K map3 variable K-map

Digital Logic Design@CASE by Najmus Siraj

Page 23: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Blocks in K mapBlocks in K-map

Digital Logic Design@CASE by Najmus Siraj

Page 24: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Blocks in K mapBlocks in K-map

Digital Logic Design@CASE by Najmus Siraj

Page 25: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Blocks in K mapBlocks in K-map

Digital Logic Design@CASE by Najmus Siraj

Page 26: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Blocks in K mapBlocks in K-map

Digital Logic Design@CASE by Najmus Siraj

Page 27: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Overlapping BlocksOverlapping Blocks

Digital Logic Design@CASE by Najmus Siraj

Page 28: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Converting Blocks in equationConverting Blocks in equation

Digital Logic Design@CASE by Najmus Siraj

Page 29: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

4 variable K map4 variable K-map

Digital Logic Design@CASE by Najmus Siraj

Page 30: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Digital Logic Design@CASE by Najmus Siraj

Page 31: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

ExampleExample

Digital Logic Design@CASE by Najmus Siraj

Page 32: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Digital Logic Design@CASE by Najmus Siraj

Page 33: Digital Logic Design - Third Semesterthirdsemester.weebly.com/uploads/1/3/2/4/13249092/lecture78.pdfDigital Logic Design ... Gate Level Minimization Digital Logic Design@CASE by Najmus

Quiz 2Quiz 2

Digital Logic Design@CASE by Najmus Siraj