Digital Integrated Circuits - week seven -
description
Transcript of Digital Integrated Circuits - week seven -
![Page 1: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/1.jpg)
Gheorghe M. Ştefan http://arh.pub.ro/gstefan/
- 2014 -
![Page 2: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/2.jpg)
Comparator
2014 Digital Integrated Circuits - week seven 2
![Page 3: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/3.jpg)
Elementary comparator
2014 Digital Integrated Circuits - week seven 3
![Page 4: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/4.jpg)
Log-depth comparator
2014 Digital Integrated Circuits - week seven 4
![Page 5: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/5.jpg)
Complex (random) circuitsAn universal circuit:
2014 Digital Integrated Circuits - week seven 5
Size O(2n)
Depth O(n)
![Page 6: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/6.jpg)
2014 Digital Integrated Circuits - week seven 6
![Page 7: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/7.jpg)
2014 Digital Integrated Circuits - week seven 7
SEMUX = 6S3U_circuit = 42
![Page 8: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/8.jpg)
2014 Digital Integrated Circuits - week seven 8
S3InMajority = 12
![Page 9: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/9.jpg)
Many-input random circuit
2014 Digital Integrated Circuits - week seven 9
![Page 10: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/10.jpg)
2014 Digital Integrated Circuits - week seven 10
![Page 11: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/11.jpg)
2014 Digital Integrated Circuits - week seven 11
![Page 12: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/12.jpg)
Applying the de Morgan theorem results a Read-Only Memory (ROM) which is not a memory, it is a combinational circuit implemented as a Look-Up Table (LUT).
xn-1, xn-2, … x0 : is the “address”
f, g, … s : is the “content stored at” xn-1, xn-2, … x0
2014 Digital Integrated Circuits - week seven 12
![Page 13: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/13.jpg)
First-order – 1-loop digital systems Elementary latch Clocked latch Master-slave flip flop: serial
extension Random Access Memory (RAM):
parallel extension Register: serial-parallel extension
2014 Digital Integrated Circuits - week seven 13
![Page 14: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/14.jpg)
Stable – unstable loops
2014 Digital Integrated Circuits - week seven 14
![Page 15: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/15.jpg)
Low-cost oscillator
2014 Digital Integrated Circuits - week seven 15
![Page 16: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/16.jpg)
2014 Digital Integrated Circuits - week seven 16
![Page 17: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/17.jpg)
Serial composition: serial shift register
2014 Digital Integrated Circuits - week seven 17
![Page 18: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/18.jpg)
Parallel composition:Random Access Memory (RAM)
2014 Digital Integrated Circuits - week seven 18
![Page 19: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/19.jpg)
2014 Digital Integrated Circuits - week seven 19
![Page 20: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/20.jpg)
Expanding the number of bits
2014 Digital Integrated Circuits - week seven 20
![Page 21: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/21.jpg)
Expanding the number of words
2014 Digital Integrated Circuits - week seven 21
![Page 22: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/22.jpg)
Synchronous RAM
2014 Digital Integrated Circuits - week seven 22
![Page 23: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/23.jpg)
For L < 130 nm writing is synchronous, while reading could be synchronous or
asynchronous
2014 Digital Integrated Circuits - week seven 23
Example of synchronous reading:
![Page 24: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/24.jpg)
Register file
2014 Digital Integrated Circuits - week seven 24
![Page 25: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/25.jpg)
2014 Digital Integrated Circuits - week seven 25
Reading is asynchronous
![Page 26: Digital Integrated Circuits - week seven -](https://reader034.fdocuments.net/reader034/viewer/2022051019/5681593e550346895dc67cfc/html5/thumbnails/26.jpg)
Home work 7 Problem 1: Let be the log-depth comparator (see slide 4) with n = 8. Compute
de size of the circuit (the number of inputs in all inverting circuits).
Problem 2: Design, using the method presented in the slide no. 7, the circuit whose “program” is 11100100. Compute the final size (the number of inputs in all inverting circuits).
Problem 3: Let be the low cost oscillator form the slide 16. Its output is connected to the input of an inverter.
1. Compute the frequency of the signal generated, fosc, when:
For the NAND gate: tpLH = 40ps, tpHL = 60ps
For the first NOT (connected to the NAND’s output): tpLH = 50ps, tpHL = 30ps
For the second NOT: tpLH = 100ps, tpHL = 60ps
2. What will be fosc if the output of the same oscillator will be connected to the input of two invertors instead of one?
2014 Digital Integrated Circuits - week seven 26