Dead time elimination for voltage source inverter
-
Upload
nehakardam -
Category
Documents
-
view
720 -
download
5
description
Transcript of Dead time elimination for voltage source inverter
![Page 1: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/1.jpg)
NEHA KARDAMM.TECH (PPS)
11 /PPS/010
1
Dead-Time Elimination For Voltage Inverter
![Page 2: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/2.jpg)
Introduction
2
To avoid shoot-though in voltage source inverters (VSI),dead-time is introduced. However, it can cause problems such as output waveform distortion and fundamental voltage loss in VSI’s, especially when the output voltage is low.
This method is based on decomposing of a generic phase-leg into two basic switching cells, which are configured with a controllable switch in series with an uncontrollable diode. Therefore, dead-time is not needed.
![Page 3: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/3.jpg)
Dead-Time Effect3
![Page 4: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/4.jpg)
4
![Page 5: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/5.jpg)
Decomposing of a generic phase lag into equivalent switch cells
5
![Page 6: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/6.jpg)
Detection of load current direction depends on anti parallel diode conduction
6
![Page 7: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/7.jpg)
Diode conduction detector (DCD)7
![Page 8: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/8.jpg)
Control scheme8
![Page 9: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/9.jpg)
Proposed switch control flowchart9
![Page 10: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/10.jpg)
10
H-bridge voltage source inverter
Load = 8mH, 2.4 Ω
Vdc= 250 V
Switching frequency = 10 kHz
Fundamental frequency = 60 Hz
![Page 11: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/11.jpg)
Simulated output current waveform
11
![Page 12: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/12.jpg)
Experimental circuit block diagram
12
![Page 13: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/13.jpg)
13
Experimental waveform of the proposed dead time elimination method
Modulation index = 0.2
A0 to A3 = DCD circuit output
A4 to A7 = gate drive signals
Output current = 8.5 A
Total harmonic distortion (THD) = 1.3 %
![Page 14: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/14.jpg)
14
Experimental waveform with 2μs dead-time effect
Total harmonic distortion (THD) = 6.02 %
![Page 15: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/15.jpg)
Modified switch control flowchart to overcome zero current issue
15
![Page 16: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/16.jpg)
Experimental waveform when the load current cross zero
16
![Page 17: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/17.jpg)
Conclusion 17Reduces the output distortion and regains the
output RMS value.Minimizes switching loss since switches are
only active for half of each fundamental cycle.simple circuit and low cost.simple control logic and flexible
implementation.
![Page 18: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/18.jpg)
18
References
L. Ben Brahim, “On the compensation of dead time and zero-current
crossing for a PWM-inverter-controlled AC servo drive,” IEEE Trans.
Ind. Electron., vol. 51, no. 5, pp. 1113–1118, Oct. 2004.
A. Cichowski and J. Nieznanski, “Self-tuning dead-time compensation
method for voltage-source inverters,” IEEE Power Electron. Lett., vol.
3, no. 2, pp. 72–75, Jun. 2005.
Y. Lai and F. Shyu, “Optimal common-mode Voltage reduction PWM
technique for inverter control with consideration of the dead-time effects-
part I: basic development,” IEEE Trans. Ind. Appl., vol. 40, no. 6,pp. 1605–1612, Nov.–Dec. 2004.
![Page 19: Dead time elimination for voltage source inverter](https://reader035.fdocuments.net/reader035/viewer/2022062514/557d424ad8b42a93078b4627/html5/thumbnails/19.jpg)
19
Thank you