DE-Nano Sales Training - · PDF file编译器 – Microsoft® Visual...
Transcript of DE-Nano Sales Training - · PDF file编译器 – Microsoft® Visual...
Terasic Technologies
FFT design on DE5-Net Development Kit
DE5-Net
2
1. Logic Design2. NetFPGA3. OpenCL
DE5-Net
FFT on DE5-Net
FFT Logic Design FPGA
FFT IP in Quartus II Software (licensed is required) ALTERA FFT MegaCore function license
DSP Builder DSP builderAltera FFT simulink lib FPGA
OpenCL OpenCL FFT PC
FFT Logic Design :1. FPGAFFT ---
2. CORDICFFTFPGA ---
3. FPGAFFT ---
ASUSASUSUnmarked
FFT IP 1QuartusII 15.0 (IP Catalog) Simulation with modelsim-altera
FFT IP 2
FFT IP 3
FFT IP 4
FFT IP 5
FFT IP 6
FFT IP 7
FFT IP 8
FFT IP 9
FFT IP 10
EDA netlist writermodelsimquartusII .
FFT IP 11
FFT IP 12
FFT IP 13
DSP builder 88 DIT FFT
FFT OpenCL FFT examples for OpenCL https://www.altera.com/products/design-software/embedded-software-
developers/opencl/developer-zone.html#designexamples
https://www.altera.com/products/design-software/embedded-software-developers/opencl/developer-zone.html%23designexamples
DE5-Net: Altera OpenCL
DE5-NetOpenCL
PC : 64 Windows 7 Linux (RHEL or CentOS) 12V8/16PCIE 32GB24GB
Quartus II () 64 Stratix V Altera OpenCL SDK ()
C Microsoft Visual StudioGCC 64 FPGA 22GB DDR3-SODIMM DE5-NET
DE5-Net OpenCL
OpenCL - OpenCL API
BSPmanual http://cd-de5-net.terasic.com
DE5-Net OpenCL Bsp manual
manual BSPwindowslinux PCIE OpenCL
FFT OpenCL
Technical Support
Tel 027-87745390AddChina/406, Jingfeng Bld. B, Intl Business Center,Special No. 1, Guang Gu Rd., Wuhan, China, 430074 [email protected] / [email protected]
Thank you
Terasic Technologies DE5-Net 3FFT on DE5-NetFFT Logic Design FFT IP 1FFT IP 2FFT IP 3FFT IP 4FFT IP 5FFT IP 6FFT IP 7FFT IP 8FFT IP 9FFT IP 10FFT IP 11FFT IP 12FFT IP 13DSP builderFFT OpenCL 21DE5-NetOpenCLDE5-Net OpenCL 25Technical Support 27