Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf ·...
Transcript of Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf ·...
![Page 1: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/1.jpg)
1
Bus Developed by High-PerformanceShared Bus
PeripheralShared
Bus
Point-to-PointBus
AMBA v3 ARM AHB APB
AMBA v4 ARM AXI4 AXI4-Lite AXI4-Stream
Coreconnect IBM PLB OPB
Wishbone SiliCore Corp.
Crossbar Topology
SharedTopology
Point to PointTopology
Avalon Altera Avalon-MM Avalon-MM Avalon-ST
AMBA: Advanced Microcontroller Bus ArchitectureAXI: Advanced eXtensible InterfaceAHB: AMBA High-speed BusAPB: AMBA Peripheral BusPLB: Processor Local BusOPB: On-chip Peripheral BusMM: Memory MappedST: Streaming
Competing System-on-Chip Bus Standards
Source: A Practical Introduction toHardware/Software Codesign
![Page 2: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/2.jpg)
2
Source: M.S. Sadri, Zynq Training
Additional Information Exchanged BetweenAXI Master and AXI Slave
![Page 3: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/3.jpg)
3
Source: M.S. Sadri, Zynq Training
Five Channels of AXI Interface
![Page 4: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/4.jpg)
4
AXI4 Interface
Write Address Channel
Write Data Channel
Write Response Channel
Read Address Channel
Read Data Channel
Source: The Zynq Book
![Page 5: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/5.jpg)
5
(Shared Bus)
(Point-to-Point Bus)
(Peripheral)
(High-Performance)
Source: M.S. Sadri, Zynq Training
AXI Interfaces
![Page 6: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/6.jpg)
6
AXI4-lite Signal Names
![Page 7: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/7.jpg)
7
AXI4 Write
Source: The Zynq Book
![Page 8: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/8.jpg)
8
AXI4-lite Write Data, Response Channel
![Page 9: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/9.jpg)
9
Write Cycle
![Page 10: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/10.jpg)
10
Source: ARM AMBA AXI Protocol v1.0: Specification
Write Transaction Handshake Dependencies
![Page 11: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/11.jpg)
11
AXI4 Read
Source: The Zynq Book
![Page 12: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/12.jpg)
12
Read Transaction Handshake Dependencies
![Page 13: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/13.jpg)
13
AXI4-lite Read, Data and Response Channel
![Page 14: Competing System-on-Chip Bus Standardsens.ewi.tudelft.nl/Education/courses/et4351/AXI_bus.pdf · Bus Developed by High-Performance Shared Bus Peripheral Shared Bus Point-to-Point](https://reader030.fdocuments.net/reader030/viewer/2022021504/5ab7e3f67f8b9a28468c2824/html5/thumbnails/14.jpg)
14
Read Cycle