Combinational circuits. Dept. of Mechatronics Engg. HALF ADDER. FULL ADDER Lab 07 3.
-
Upload
ruby-montgomery -
Category
Documents
-
view
267 -
download
0
Transcript of Combinational circuits. Dept. of Mechatronics Engg. HALF ADDER. FULL ADDER Lab 07 3.
![Page 1: Combinational circuits. Dept. of Mechatronics Engg. HALF ADDER. FULL ADDER Lab 07 3.](https://reader035.fdocuments.net/reader035/viewer/2022081721/56649d765503460f94a5722f/html5/thumbnails/1.jpg)
Combinational circuits
![Page 2: Combinational circuits. Dept. of Mechatronics Engg. HALF ADDER. FULL ADDER Lab 07 3.](https://reader035.fdocuments.net/reader035/viewer/2022081721/56649d765503460f94a5722f/html5/thumbnails/2.jpg)
![Page 3: Combinational circuits. Dept. of Mechatronics Engg. HALF ADDER. FULL ADDER Lab 07 3.](https://reader035.fdocuments.net/reader035/viewer/2022081721/56649d765503460f94a5722f/html5/thumbnails/3.jpg)
3
Dept. of Mechatronics Engg.
HALF ADDER . FULL ADDER
Lab 07
![Page 4: Combinational circuits. Dept. of Mechatronics Engg. HALF ADDER. FULL ADDER Lab 07 3.](https://reader035.fdocuments.net/reader035/viewer/2022081721/56649d765503460f94a5722f/html5/thumbnails/4.jpg)
4
ADDER
In electronics, an adder or summer is a digital circuit that performs addition of numbers.
In many computers and other kinds of processors, adders are used not only in the arithmetic logic unit(s), but also in other parts of the processor, where they are used to calculate addresses, table indices, and similar operations.
![Page 5: Combinational circuits. Dept. of Mechatronics Engg. HALF ADDER. FULL ADDER Lab 07 3.](https://reader035.fdocuments.net/reader035/viewer/2022081721/56649d765503460f94a5722f/html5/thumbnails/5.jpg)
5
Half Adder
The half adder adds two single binary digits A and B
It has two outputs, sum (S) and carry (C).
The higher significant bit of this result is called a carry ( C)
![Page 6: Combinational circuits. Dept. of Mechatronics Engg. HALF ADDER. FULL ADDER Lab 07 3.](https://reader035.fdocuments.net/reader035/viewer/2022081721/56649d765503460f94a5722f/html5/thumbnails/6.jpg)
6
Half Adder
A B c s0 0 0 0
0 1 0 1
1 0 0 1
1 1 1 0
C= MSB S= LSB
Expression S= A’B+ AB’ C= AB
![Page 7: Combinational circuits. Dept. of Mechatronics Engg. HALF ADDER. FULL ADDER Lab 07 3.](https://reader035.fdocuments.net/reader035/viewer/2022081721/56649d765503460f94a5722f/html5/thumbnails/7.jpg)
7
Full Adder
C in = carry from last Addition
Cout = Carry for final stage
S= Sum final stage
Expression
A B C in
C out
s
0 0 0 0 0
0 0 1 0 1
0 1 0 0 1
0 1 1 1 0
1 0 0 0 1
1 0 1 1 0
1 1 0 1 0
1 1 1 1 1
![Page 8: Combinational circuits. Dept. of Mechatronics Engg. HALF ADDER. FULL ADDER Lab 07 3.](https://reader035.fdocuments.net/reader035/viewer/2022081721/56649d765503460f94a5722f/html5/thumbnails/8.jpg)
8
Implement a Full adder using half adders.
Task no 2
![Page 9: Combinational circuits. Dept. of Mechatronics Engg. HALF ADDER. FULL ADDER Lab 07 3.](https://reader035.fdocuments.net/reader035/viewer/2022081721/56649d765503460f94a5722f/html5/thumbnails/9.jpg)
9
Task 03
Design a circuit that can add two, 4 bit numbers.
![Page 10: Combinational circuits. Dept. of Mechatronics Engg. HALF ADDER. FULL ADDER Lab 07 3.](https://reader035.fdocuments.net/reader035/viewer/2022081721/56649d765503460f94a5722f/html5/thumbnails/10.jpg)
10
![Page 11: Combinational circuits. Dept. of Mechatronics Engg. HALF ADDER. FULL ADDER Lab 07 3.](https://reader035.fdocuments.net/reader035/viewer/2022081721/56649d765503460f94a5722f/html5/thumbnails/11.jpg)
11
TASK 4
Show how two 7483A could be cascaded to add two 8 bit numbers.