Cmos Delay

download Cmos Delay

of 30

description

cmos delay calculation

Transcript of Cmos Delay

  • HowtoextractMOStransistoreffective resistance used in DelayeffectiveresistanceusedinDelay

    calculationsD.W.Parent

    1

  • AnistheeffectiveresistanceofanNMOSTransistor.

    AMI06Parameters

    2

  • Simple Example of a Delay calculationSimpleExampleofaDelaycalculation

    Howdoesthismatchaspicesimulationwithallthepropermobilityandcapacitancemodels?

    3

  • Delay is 161ps, not 11.6ps!Delayis161ps,not11.6ps!

    W 3Wn=3umWp=2xWnRisetime50psoninput

    Vdd=5VVdd 5V

    4

  • Why?Why?AnhastobetakenoverthehowdischargecycletomodelthemobilitychangesintheChannelvs.thegateanddrainvoltages.

    WehavenottakenintoaccounttheoutputcapacitanceoftheCMOSdriver.(DraintobodyCapacitancesofthedraindiodesofthepmos andnmos transistorsaswellasthegatetoDrain overlap of the nmos and pmos transistorsDrainoverlapofthenmos andpmos transistors.

    WecanextractAn,andtheoutputcapacitancebysweepingCL(Cexternal)andmeasuringdelay.

    5

  • Set up an Parametric AnalysisSetupanParametricAnalysis

    6

  • Wewanttoextractdelayllautomatically.

    7

  • In the wave form viewer click on calculator.Inthewaveformviewerclickoncalculator.

    8

  • InthecalculatorclickonoptionsandsettoSetAl b iAlgebraic.

    9

  • ClickonSpecialFunctions..Delayp yIfyoudonotseetheGetBufferbuttonsClickonoptionsincalculatorAnd set to Set AlgebraicAndsettoSetAlgebraic.

    Back in calculator click on family and then in the waveform click on the A inputBackincalculatorclickonfamilyandtheninthewaveformclickontheAinput

    10

  • BackinThresholddelayclickWf1:GetBuffery

    Gobackintocalculator,eraseA,andsubstituteY.

    11

  • Gobacktothresholddelayandclickf ffonWf2:GetBuffer

    Filloutthepopupwithathresholdvalueof2.5

    12

  • In threshold delay click on apply.Inthresholddelayclickonapply.

    l k lClickonerplot.

    Changethexaxistolinear,doubleclickingonCL.13

  • Use A and B to get slopeUseAandBtogetslope

    StillOff!

    NewAn: 14

  • ByCalibratingAnwegotmuchclosertomatchingourh d l l t d d l b t till ffhandcalculateddelaybutwearestilloff.

    We need Coutput!WeneedCoutput!

    15

  • Thisseemstomatchquitewell,thetroubleisthatwewouldhavetodothisextractionof Coutput every time we changed Wn and WpofCoutput everytimewechangedWn andWp.

    Weneed:Cout asafunctionofWn andWp!

    OnlyafunctionofWp!

    BothfunctionsofWn

    SweepWp tochange AssumeCoutput varieslinearlywithWp16

  • DoasweepofWp keepingWn andCexternalfi dfixed.

    Slopeisins/m 17

  • HowdowegetCn?

    SweepCexternal andmeasureThefallingoutputdelay

    mxb

    Make sure to change the edgesMakesuretochangetheedgesTomeasurethefallingpropagationdelay

    18

  • Find Ap from the slopeFindAp fromtheslope

    19

  • Extract CNExtractCN

    20

  • HowdoesthisCoutput compare?p p

    21

  • Double Check DelayDoubleCheckDelay

    Within5%error.ItlooksliketheextractionofCoutput istheproblem.

    Can we use this for design?Canweusethisfordesign?

    22

  • HowtousetheseequationsforDesign

    23

  • DesignEquationcontinued

    24

  • DesignEquationcontinued

    25

  • DesignEquation

    26

  • DesignExample

    27

  • 28

  • 29

  • Within 10% Error.Within10%Error.

    30


CCD-IN-CMOS TDI & MULTISPECTRAL TDI IMAGING...Embedded CCD-in-CMOS technology Concept of multispectral time delay integration imec BSI module developed with anti-reflective coating

CCD-IN-CMOS TDI & MULTISPECTRAL TDI IMAGING...Embedded CCD-in-CMOS technology Concept of multispectral time delay integration imec BSI module developed with anti-reflective coating

Delay Calculation in CMOS Chips Using Logical Effort by Prof. Akhil Masurkar

Delay Calculation in CMOS Chips Using Logical Effort by Prof. Akhil Masurkar

A Miniature 2 mW 4 bit 1.2 GS/s Delay-Line-Based ADC in 65 nm CMOS

A Miniature 2 mW 4 bit 1.2 GS/s Delay-Line-Based ADC in 65 nm CMOS

CMOS Delay and Power Model Equations for Simultaneous ...

CMOS Delay and Power Model Equations for Simultaneous ...

Improvement of a Propagation Delay Model for CMOS Digital ...

Improvement of a Propagation Delay Model for CMOS Digital ...

ECE 342 Electronic Circuits Lecture 35 CMOS Modelemlab.illinois.edu/ece342/notes/Lec_35.pdf · ECE 342 –Jose Schutt‐Aine 1 ECE 342 Electronic Circuits Lecture 35 CMOS Delay Model

ECE 342 Electronic Circuits Lecture 35 CMOS Modelemlab.illinois.edu/ece342/notes/Lec_35.pdf · ECE 342 –Jose Schutt‐Aine 1 ECE 342 Electronic Circuits Lecture 35 CMOS Delay Model

Lecture Outline - Penn Engineering · Lec 13: February 23, 2017 Combination Logic: CMOS Penn ESE 570 Spring 2017 – Khanna Lecture Outline !CMOS Gates " 1st order delay of Gates

Lecture Outline - Penn Engineering · Lec 13: February 23, 2017 Combination Logic: CMOS Penn ESE 570 Spring 2017 – Khanna Lecture Outline !CMOS Gates " 1st order delay of Gates

UNIT I CMOS TECHNOLOGY PREREQUISITES - · PDF fileEC2354 VLSIDESIGN SCE 1 Dept of ECE UNIT I CMOS TECHNOLOGY PREREQUISITES ... providing a lower-delay product than comparable design-rule

UNIT I CMOS TECHNOLOGY PREREQUISITES - · PDF fileEC2354 VLSIDESIGN SCE 1 Dept of ECE UNIT I CMOS TECHNOLOGY PREREQUISITES ... providing a lower-delay product than comparable design-rule

18-322 Lecture 19 CMOS Gates: Sizing and Delayece322/LECTURES/Lecture19/Lecture_19.pdf · 18-322 Lecture 19 CMOS Gates: Sizing and Delay ... Device equations (NMOS) Non-Sat: ... NMOS

18-322 Lecture 19 CMOS Gates: Sizing and Delayece322/LECTURES/Lecture19/Lecture_19.pdf · 18-322 Lecture 19 CMOS Gates: Sizing and Delay ... Device equations (NMOS) Non-Sat: ... NMOS

Delay and Power Expressions for Short-Channel CMOS Inverter ...

Delay and Power Expressions for Short-Channel CMOS Inverter ...

Transient Response: Delay Modelsjufiles.com/wp-content/uploads/2016/12/5_MOS-Transient.pdf · CMOS VLSI DesignCMOS VLSI Design 4th Ed. Transient Response: Delay Models Dr. Bassam

Transient Response: Delay Modelsjufiles.com/wp-content/uploads/2016/12/5_MOS-Transient.pdf · CMOS VLSI DesignCMOS VLSI Design 4th Ed. Transient Response: Delay Models Dr. Bassam

CMOS Design With Delay Constraints: Design for Performance The propagation delay equations on chart 4-5 can be rearranged to solve for W/L, as shown below,

CMOS Design With Delay Constraints: Design for Performance The propagation delay equations on chart 4-5 can be rearranged to solve for W/L, as shown below,

Variable Input Delay CMOS Logic for Low Power Design

Variable Input Delay CMOS Logic for Low Power Design

A review on high-resolution CMOS delay lines: towards sub ...

A review on high-resolution CMOS delay lines: towards sub ...

Design of High-Performance, Robust Datapaths with Delay ...cdr/pubs/Bhaskar_PhD_thesis.pdf · Design of High-Performance, Robust Datapaths with Delay Diagnostics for Scaled CMOS Technologies

Design of High-Performance, Robust Datapaths with Delay ...cdr/pubs/Bhaskar_PhD_thesis.pdf · Design of High-Performance, Robust Datapaths with Delay Diagnostics for Scaled CMOS Technologies

CMOS VLSI Design DC Transfer Characteristics and Switch –level RC delay Models.

CMOS VLSI Design DC Transfer Characteristics and Switch –level RC delay Models.

Low Voltage Free Delay Time Setting CMOS Voltage Detector ... · Output Type Open Drain CMOS Detection Voltage Marking Part Number Marking Part Number 4.8V ZR BU4248 1H BU4348 4.7V

Low Voltage Free Delay Time Setting CMOS Voltage Detector ... · Output Type Open Drain CMOS Detection Voltage Marking Part Number Marking Part Number 4.8V ZR BU4248 1H BU4348 4.7V

Free Delay Time Setting CMOS Voltage Detector IC …rohmfs.rohm.com/.../ic/power/voltage_detector/bd52xxg-e.pdfVoltage Detector IC Series Free Delay Time Setting CMOS Voltage Detector

Free Delay Time Setting CMOS Voltage Detector IC …rohmfs.rohm.com/.../ic/power/voltage_detector/bd52xxg-e.pdfVoltage Detector IC Series Free Delay Time Setting CMOS Voltage Detector

BUILT-IN DELAY CIRCUIT HIGH-PRECISION … DELAY CIRCUIT HIGH-PRECISION VOLTAGE DETECTOR S-809 Series ... Nch open-drain and CMOS output, ... S-80911AXMP ±0.19 0.57

BUILT-IN DELAY CIRCUIT HIGH-PRECISION … DELAY CIRCUIT HIGH-PRECISION VOLTAGE DETECTOR S-809 Series ... Nch open-drain and CMOS output, ... S-80911AXMP ±0.19 0.57

Variable Input Delay CMOS Logic for Low Power …vagrawal/TALKS/tvlsi_revised.pdfVariable Input Delay CMOS Logic for Low Power Design T. Raja, V. D. Agrawal and M. L. Bushnell Summary

Variable Input Delay CMOS Logic for Low Power …vagrawal/TALKS/tvlsi_revised.pdfVariable Input Delay CMOS Logic for Low Power Design T. Raja, V. D. Agrawal and M. L. Bushnell Summary