Clockless Chip by rahul rk(9986510206)
Transcript of Clockless Chip by rahul rk(9986510206)
![Page 1: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/1.jpg)
Clockless ChipsClockless ChipsUnder the esteemed guidance of
Romy SinhaLecturer, REC Bhalki
Presented by:Lokesh S. Woldoddy
3RB05CS122
Date:11 April 2009Date:11 April 2009..
![Page 2: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/2.jpg)
Presentation on Clockless Chips 2
Content:Content: Introduction. Concept of clock. Working of synchronous circuit. Asynchronous logic circuits. GENERAL MODEL OF ASYNCHRONOUS DESIGN Synchronous and asynchronous. How do they work? Clock time cycle vs. clockless time cycle. Simple and efficient design DIFFERENT STYLES. Problems with Synchronous Approach. Synchronous circuit. Some features. Challenges. Advantages. Applications. Conclusion. References.
![Page 3: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/3.jpg)
Presentation on Clockless Chips 3
Introduction.Introduction.
Struggle for the improvement in the microprocessor’s
performance/functioning.
– Pipelining
– (Simultaneous) Multi-threading
– Clockless / Asynchronous logic
}Synchronous
![Page 4: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/4.jpg)
Presentation on Clockless Chips 4
Concept of clockConcept of clockCLOCK:
– Tiny crystal oscillator.
– Sets basic rhythm used throughout the machine.
ADVANTAGES:
– Signals the device of the chip when to i/p or o/p.
– This functionality makes designing of synchronous chip easier.
4
![Page 5: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/5.jpg)
Presentation on Clockless Chips 5Adapted : http://www.cs.columbia.edu/async/misc/technologyreview_oct_01_2001.html
5
![Page 6: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/6.jpg)
Presentation on Clockless Chips 6
Clockless chips (Asynchronous logic circuits)Clockless chips (Asynchronous logic circuits)
Colckless chips/Asynchronous/self-timed circuits.
Functions away from the clock.
Different parts work at different speeds.
Hand-off the result immediately.
![Page 7: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/7.jpg)
Presentation on Clockless Chips 7
GENERAL MODEL OF ASYNCHRONOUS GENERAL MODEL OF ASYNCHRONOUS DESIGNDESIGN::
Adapted:David Geer,”Is it time for clockless chips?,”IEEE paper,pp.18-21,March 2005 7
![Page 8: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/8.jpg)
Presentation on Clockless Chips 8
Courtesy:Courtesy: Computers without clocks – Ivan E Sutherland and Jo Ebergen Computers without clocks – Ivan E Sutherland and Jo Ebergen
![Page 9: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/9.jpg)
Presentation on Clockless Chips 9
How do they work?How do they work?
No pure asynchronous chips are available.
Uses handshake signals for the data exchange.
Data moves only when required, not always.
– Minimizes power consumption.
– Less EMI less noise more applications.
– Stream data applications.
![Page 10: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/10.jpg)
Presentation on Clockless Chips 10
Clock time cycle vs. clockless time cycleClock time cycle vs. clockless time cycle
Courtesy:Courtesy: Fulcrum Microsystems. Fulcrum Microsystems.
![Page 11: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/11.jpg)
Presentation on Clockless Chips 11
Simple and efficient designSimple and efficient design
No centralized clock required.
Standardized components can be used.
![Page 12: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/12.jpg)
Presentation on Clockless Chips 12
DIFFERENTDIFFERENT STYLES:STYLES: Simplest implementation of asynchronous
design.
Assumption: we know the largest amount of time for each component to perform its task.
Very similar to synchronous design.
Prototype delay is introduced here.12
![Page 13: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/13.jpg)
Presentation on Clockless Chips 13
Problems with Synchronous ApproachProblems with Synchronous Approach
Distributing the clock globally.
Wastage of energy.
Traverse the chip’s longest wires in one clock cycle.
Order of arrival of the signals is unimportant.
Clocks themselves consume lot of energy (~30%).
![Page 14: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/14.jpg)
Presentation on Clockless Chips 14
Synchronous circuitSynchronous circuit
Longest path determines
the minimum clock
period.
Dissipation of energy for
each clock cycle.
EMI is more in
synchronous elements.
![Page 15: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/15.jpg)
Presentation on Clockless Chips 15
Some featuresSome features
Integrated pipelining mode.
– Domino logic.
– Delay – insensitive.
Two different implementation details
– Dual rail.
– Bundled data.
![Page 16: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/16.jpg)
Presentation on Clockless Chips 16
ChallengesChallenges
Interfacing between synchronous and asynchronous– Many devices available now are synchronous in nature.
– Special circuits are needed to align them.
Lack of expertise. Lack of tools. Engineers are not trained in these fields. Academically, no courses available.
![Page 17: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/17.jpg)
Presentation on Clockless Chips 17
Advantages (technical look)Advantages (technical look)
Asynchronous for higher
performance:
– Data-dependent delays.
– All carry bits need to be
computed.
![Page 18: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/18.jpg)
Presentation on Clockless Chips 18
AdvantagesAdvantages
Works at its average speed. Low power consumption.
Twice life-time.
Less heat generated. Good to mobile devices.
Less EMI less noise more applications. Smart cards (due to asynchronous nature).
![Page 19: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/19.jpg)
Presentation on Clockless Chips 19
ApplicationsApplications::In the lab.
In mobile electronics.
In personal computers.
In encryption devices.
19
![Page 20: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/20.jpg)
Presentation on Clockless Chips 20
Conclusion:Conclusion:
Clocks are getting faster , while chips are getting bigger both of which make clock distribution harder
o There are also various other problems associated with it. So we could only get out of it , if more focus , especially at the university level is given to the asynchronous design.
o It is certainly a challenge , but as software community is moving towards concurrency, hardware community must move to incorporate asynchronous logic.
![Page 21: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/21.jpg)
Presentation on Clockless Chips 21
ReferencesReferences
Scanning the Technology: Applications of Asynchronous Circuits
– C. H. (Kees) van Berkel, Mark B. Josephs, and Steven M. Nowick
Computers without clocks – Ivan E Sutherland and Jo Ebergen.
http://ieeexplore.ieee.org/iel5/2/30617/01413111.pdf (October
2001)
http://csdl2.computer.org/comp/mags/dt/2003/06/d6005.pdf
http://www1.cs.columbia.edu/async/misc/technologyreview_oct_01_2001.html
http://www.technologyreview.com/articles/01/10/tristram1001.asp
http://www1.cs.columbia.edu/async/misc/economist/Economist_com.htm
![Page 22: Clockless Chip by rahul rk(9986510206)](https://reader034.fdocuments.net/reader034/viewer/2022042500/546a6107b4af9f66428b4593/html5/thumbnails/22.jpg)
Presentation on Clockless Chips 22
Thank youThank you