Automatic Hardware-Efficient SoC Integration by QoS Network on Chip
description
Transcript of Automatic Hardware-Efficient SoC Integration by QoS Network on Chip
![Page 1: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/1.jpg)
1 Evgeny Bolotin – ICECS 2004
Automatic Hardware-Efficient Automatic Hardware-Efficient SoC IntegrationSoC Integration
by QoS Network on Chipby QoS Network on Chip
Electrical Engineering Department, Technion, Haifa, Israel
Evgeny Bolotin, Arkadiy Morgenshtein, Israel Cidon, Ran Ginosar, Avinoam Kolodny
QNoC Research Group, Electrical Engineering DepartmentTechnion – Israel Institute of Technology
Haifa, Israel
![Page 2: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/2.jpg)
2 Evgeny Bolotin – ICECS 2004
OutlineOutline
• Introduction: SoC Integration Challenge
• NoC Concept and QNoC Architecture
• SoC Automatic Integration by QNoC
• Summary
![Page 3: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/3.jpg)
3 Evgeny Bolotin – ICECS 2004
The Integration Challenge:The Integration Challenge: Growing Chip DensityGrowing Chip Density
1998Asic - 0.35 m
2004SoC – 90 nm
Memory, I/O
P
• Design complexity - High IP reuse
• Scalable and Efficient, High Performance Interconnect
• Integration Challenge
![Page 4: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/4.jpg)
4 Evgeny Bolotin – ICECS 2004
The Growing Gap: Computation vs. Communication
From ITRS, 2001
![Page 5: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/5.jpg)
5 Evgeny Bolotin – ICECS 2004
Traditional SoC Nightmare
Variety of dedicated interfaces Poor separation between computation and communication.
Design and Verification Complexity Unpredictable performance
![Page 6: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/6.jpg)
6 Evgeny Bolotin – ICECS 2004
Solution – Network on Chip (NoC)
• Scalability
• Concurrency, effective spatial reuse of resources
• Higher bandwidth
• Higher levels of abstraction
• Modularity – Productivity Improvement
Easier SoC Integration!
![Page 7: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/7.jpg)
7 Evgeny Bolotin – ICECS 2004
NoC vs. “Off-Chip” NetworksWhat is Different?
• Routers on Planar Grid Topology
• Short PTP Links between routers
• Unique VLSI Cost Sensitivity: Area-Routers and LinksPower
M odule
M odule M odule
M odule M odule
M odule M odule
M odule
M odule
M odule
M odule
M odule
![Page 8: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/8.jpg)
8 Evgeny Bolotin – ICECS 2004
NoC vs. “Off-Chip Networks”• No legacy protocols to be compliant with …
• No software simple and hardware efficient protocols
• Different operating env. (no dynamic changes and failures)
• Custom Network Design – You design what you need!
M odule
M odule M odule
M odule M odule
M odule M odule
M odule
M odule
M odule
M odule
M odule
Replace
M odule
M odule M odule
M odule M odule
M odule M odule
M odule
M odule
M odule
M odule
M odule
Example1: Replace modules
![Page 9: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/9.jpg)
9 Evgeny Bolotin – ICECS 2004
NoC vs. “Off-Chip Networks”
M odule
M odule M odule
M odule M odule
M odule M odule
M odule
M odule
M odule
M odule
M odule
Example2: Adapt Links
Adapt Links
M odule
M odule M odule
M odule M odule
M odule M odule
M odule
M odule
M odule
M odule
M odule
Example3: Trim Unnecessary (ports, buffers, routers, links)
![Page 10: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/10.jpg)
10 Evgeny Bolotin – ICECS 2004
QNoC: QoS NoC
Define Service Levels (SLs):• Signaling
• Real-Time
• Read/Write (RD/WR)
• Block-Transfer
Different QoS for each SL
![Page 11: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/11.jpg)
11 Evgeny Bolotin – ICECS 2004
QNoC Architecture
• Mesh Topology
• Fixed shortest path routing (X-Y)Simple Router (no tables, simple logic)No deadlock scenarioPower efficient communication
• Wormhole RoutingFor reduced buffering
![Page 12: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/12.jpg)
12 Evgeny Bolotin – ICECS 2004
QNoC Wormhole Router
R outer
Module
Moduleor
another router Input Port Output Port
![Page 13: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/13.jpg)
13 Evgeny Bolotin – ICECS 2004
SoC development with QNoC
CharacterizeTraffic
SystemM odules
SystemSim ulations
System Architecture Definition System Integration and Verification
M ap traffic to gridQ NoC
Architecture
O ptim ize
Estim ate cost
Topology andP lacem ent
O ptim izedQ NoC
Hardware
SoCFabrication
Q NoCVerifia tion
M odel
SystemVerification
![Page 14: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/14.jpg)
14 Evgeny Bolotin – ICECS 2004
Integration Automation Tools
QNoC Placement and Topology Generation• Analyzes System Modules and Traffic
• Derives NoC Topology and Module Placement
• Minimizes Spatial Traffic Density
For Lower Area and Power
![Page 15: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/15.jpg)
15 Evgeny Bolotin – ICECS 2004
Integration Automation Tools
QNoC Customization• Maze-Router – for efficient packet routing
• Link Load Calculator – for capacity allocation
• QNoC Network Simulator – for QoS assuring
Placed Modules Relative Link Load Simulated QoS
![Page 16: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/16.jpg)
16 Evgeny Bolotin – ICECS 2004
Integration Automation Tools
Automatic Hardware Generation• Use calculated QNoC parameters and QNoC VHDL
templates library• Create Synthesizable VHDL description of QNoC• Including
• Module wrappers• Synchronization and SER/DES circuitry • Routing logic and tables
System Verification• QNoC verification models• For hardware and system simulations
![Page 17: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/17.jpg)
17 Evgeny Bolotin – ICECS 2004
Summary
• SoC Integration Challenge
• NoC Concept
• QNoC Architecture
• SoC Integration by QNoC
• Automatic Integration Tools
![Page 18: Automatic Hardware-Efficient SoC Integration by QoS Network on Chip](https://reader035.fdocuments.net/reader035/viewer/2022062518/56813fec550346895daaec14/html5/thumbnails/18.jpg)
18 Evgeny Bolotin – ICECS 2004
More Info:
www.ee.technion.ac.il/qnocwww.ee.technion.ac.il/qnoc