8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 1/16

 

UNIVERSITY QUESTUON BANK & HINTS

Subject: Microprocessors & Microcontrollers 

TEXT BOOKS1.  Ramesh S Gaonkar, Microprocessor Architecture, Programming and application

with 8085, 4th Edition, Penram International Publishing, New Delhi, 2000. (UnitI, II) (T1) 

2.  Yu-cheng Liu, Glenn A.Gibson, “Microcomputer systems: The 8086 / 8088

Family architecture, Programming and Design”, PHI 2003 (T2) 3.  Mohammed Ali Mazidi and Janice Gillispie Mazidi, The 8051 Microcontroller

and Embedded Systems, Pearson Education Asia, New Delhi, 2003. (Unit IV, V)

(T3) 4.  A.K. Ray and K.M.Burchandi, Intel Microprocessors Architecture Programming

and Interfacing, McGraw Hill International Edition, 2000 (T4) 5.  Kenneth J Ayala, The 8051 Microcontroller Architecture Programming and

Application, 2nd Edition, Penram International Publishers (India), New Delhi,1996. (T5) 

6.  M. Rafi Quazzaman, Microprocessors Theory and Applications: Intel and

Motorola prentice Hall of India, Pvt. Ltd., New Delhi, 2003. (T6) 

UNIT 1

1.  Explain the 5 functional categories of the instruction set of 8085 with at least two

examples. (Nov 2003 CSE)

Refer the textbook T1 from pages 157 to 163

2.  With neat diagram explain the architecture of 8085 and classify the instruction setwith respect to data manipulation. (Nov 2004 CSE , Apr 2004 CSE)

Refer the textbook T1 from pages 58 to 63

3.  Explain the various addressing modes in 8085 with example. Draw the timingdiagram for 8085 instruction STA” 574a”H. (Nov 2004 CSE).

Refer the textbook T1 from pages 157 to 163

4.  Explain the interfacing for 8085 microprocessor using I/O mapping. Assume

DIPswitches for 8 inputs and simple display of binary data with LEDs for the outputs.(Apr 2004 CSE).

Refer the textbook T1 from pages 376 to 385

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 2/16

 

5.  Write an assembly language program based on 8085 microprocessor to convert a

given 8 bit binary to three unpacked digit of BCD. (Apr 2004 CSE)

Refer the textbook T1 from pages 329 to 337

6.  Write an assembly language program based on 8085microprocessor to implement a

look up table translation to generate the codes for seven-segment display with fourdigits? (Nov 2005 CSE)

Refer the textbook T1 from pages 210 to 215

7.  Write an 8085 assembly language program to perform 32-bit binary addition? What

will be the value in ACC for the given program: MVI C, 7F;MVI B, 3E;MOVA, B;RLC; RLC; ANI 7F;HLT. (Nov 2005 CSE)

Refer the textbook T1 from pages 212 to 218

8.  Write an 8085 assembly language program to fill a block of 1000h bytes starting ataddress 9000h with characters 2Bh. (Nov 2005 CSE)

Refer the textbook T1 from pages 210 to 215

9.  Write a program to count 0 to 9 and 9 to 0 continuously with 1.5 sec delay betweeneach count and display the count at one of the O/P ports. Draw a flowchart and show

the delay calculations. (Apr 2005 CSE)

Refer the textbook T1 from pages 284 to 288

10. Draw the timing diagram of Opcode fetch, I/O Read, I/O Write, Memory Read,

Memory Write cycle, Interrupt acknowledge cycle in 8085 and explain it. (Useassociated signals)

Refer the textbook T1 from pages 176 to 204

11. Explain with the help of suitable diagram how the INTR pin can be used to interrupt

the 8085 and hoe it responds to the signal. (2) Bring out the difference betweenmemory mapped I/O and I/O mapped I/O.

Refer the textbook T1 from pages 157 to 163

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 3/16

 

12. List all the control signals of the timing and control unit. Explain the use of each of these signals. (2) Write an ALP to evaluate the expression C= A2 +B2

Refer the textbook T1 from pages 210 to 215

13. Compare the similarities and difference between PUSH/POP and CALL/RETinstruction. (2) What are the features of FIFO and LIFO memory structure? (3) Draw

and explain the timing diagram for the execution of instruction LDA 2080H.

Refer the textbook T1 from pages 176 to 204

14. Draw the timing diagram of some important instructions like i) MVI A, Dataii)  IN/OUT 8-bit port address iii) JMP 16-bit address iv) ADD R/M

iii)  v) LXI Rp, 16-bit address, vi) STA 16-bit address.

Refer the textbook T1 from pages 176 to 204

15. . Draw and explain bus architecture of 8085.brirfly explain I/O devices used in8085.(NOV 2006 ECE)

Refer the textbook T1 from pages 58 to 60

16. . Write a program to add two numbers AND Store the result. Explain data maskingWith logical AND with one typical example. (NOV 2006 ECE)

17. . Explain the operation carried out when following instructions areExecuted by 8085:

MOV M, B; STAX D; SPHL; XRA A. (NOV/DEC 2006, IT)

18. . Discuss in detail the classification of 8085 instruction set. Explain the instructionsUnder each category. Also explain the classification based on the word size with

relevant examples. (NOV/DEC-2007, CSE, regulation 2004)

Refer the textbook T1 from pages 58 to 63

19. i) Draw and explain about a single board microcomputer system based on 8085.

ii) Write a program to check a set of six signed numbers and add the positive numbers.

(NOV/DEC-2007, CSE-R 2004)

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 4/16

 

20.  i) Draw the architectural diagram of 8085 and explain.(NOV/DEC-2007, MCA- R 2005)

Refer the textbook T1 from pages 58 to 63

ii) Write a detailed note on the serial I/O control unit of 8085.(NOV/DEC-2007, MCA -R 2005)

21. Discuss the complete interrupt structure of 8085 CPU.(NOV/DEC-2007, MCA-R 2005)

Refer the textbook T1 from pages 157 to 163

22. . Draw the timing diagram for the instruction MVIA,FF

Write an assembly language program using 8085 instructions to sort an arraynumbers in ascending order. (MAY 2007 ECE)

23. explain the intrrupt mechanism of 8085 microprocesor.write an ALP using 8085instructions to short an array (MAY 2007 ECE)

24. (i) Explain the various logical and arithmetic instructions available in 8085

(ii) Explain the functions of various flags of 8085 Microprocessor. (May/ June 2007

– R 2004 CSE )Refer the textbook T1 from pages 186 – 196

25. . (i) Differentiate between I/O mapped I/O and memory mapped I/O

(ii) Write an ALP to convert 8 Bit binary to ASCII code (May/ June 2007

– R 2004 CSE )

Refer the textbook T1 from pages 332 – 334 

26.  (i) Explain the architecture of 8085 with a neat diagram HLDA (May/ June

2007 – R 2004 CSE ,Nov/Dec 2006- IT)

(ii) Discuss the functions of 8085 INTA, RD, ALE and HLDA (May/ June

2007 – R 2004 CSE )

27.  (i) Draw and explain the Timing diagram of MVI r, data

(ii) Discuss the various status flags provided in 8085(May/ June 2007 – R 2004 CSE)

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 5/16

 

28. Draw and explain the timing diagram when 8085 fetches and executes theInstruction OUT FFH which is stored in memory starting from the address

8000H (MAY/JUNE 2007 –IT)

29. Write 8085 assembly language program to find the number of occurrence of the

data 80H in an array having one hundred 8-bit data stored from the address2000H in memory. (MAY/JUNE 2007 –IT)

UNIT 2

PART-B

1.  Discuss interrupts and interrupt routines. (Nov 2003 CSE)

Refer the textbook T4 from pages 125 to 128

2.  Draw the timing diagram for input and output transfer in minimum mode of 8086.(Nov 2003 CSE)

Refer the textbook T4 from pages 18 to 22

3.  Explain the interrupt types available in 8086 with their priority levels and specify the

action when an interrupt is executed. How are MACRO different sub-routine. (Apr2004 CSE)

Refer the textbook T4 from pages 128 to 134

4.  Discuss the pipeline architecture of 8086 and explain different addressing modes in8086. (Nov 2004 CSE)

Refer the textbook T4 from pages 3 to 9

5.  Explain memory organization of 8086.Bring out the differences between 8086 and

8088. (Nov 2004 CSE)

Refer the textbook T4 from pages 14 to 17

6.  Name the four different ways of passing parameters in 8086 microprocessor to aprocedure in assembly language. (Nov 2005 CSE)

Refer the textbook T4 from pages 129 to 134

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 6/16

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 7/16

 

16. . write 8086 assembly language program to move one hundred words of data presentin the data segment 2000H from the offset address 1000H to the extra segment

3000H from the offset address 0000H. (MAY/JUNE 2007 –IT)

17. Explain the different addressing modes of 8086 microprocessor write an ALP using

8086 instructions to find the square of a number (MAY 2007 ECE)

18. .. Explain the internal architecture of 8086 microprocesspor write an ALP using 8086instructions to convert upper case letter to lower case letter. (MAY 2007 ECE)

19. . Explain in detail the stack structure of 8086.write a simple program to illustrate the

Concept of programming the stack. (NOV/DEC-2007, CSE, regulation 2004)

20. . i) Discuss about the different addressing modes of 8086 with relevant examples.

ii) Explain about the concept of effective address.

(NOV/DEC-2007, CSE- regulation 2004)

i) Refer the textbook T4 from pages 36 to 40

21. . i) Give the instruction format of 8086 and explain the use of the byte addressingMode. (NOV/DEC-2007, MCA-regulation 2005)

22. . How is bit physical address generated in 8086 CPU explained with examples?(NOV/DEC-2007, MCA-regulation 2005)

23. . List the various addressing modes of 8086 with suitable examples and explain.

(NOV/DEC-2007, MCA -regulation 2005)

Refer the textbook T4 from pages 36 to 40

UNIT-3

PART-B

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 8/16

 

1.  With a neat diagram give an account of coprocessor and its operation. (Nov 2003

CSE)

Refer the textbook T4 from pages 394 to 399

2.  Explain the procedures and uses of linking and relocation and the segment

combination in the process of creating and executing a program. (Nov 2003 CSE).

Refer the textbook T4 from pages 371 to 390

3.  Draw the timing diagram for INTA instruction & explain in detail. 

Refer the textbook T4 from pages 134 to 137

4.  Show the internal organization of 8089 and how it communicates with host. (Nov

2004 CSE)

Refer the textbook T4 from pages 148 to 157

5.  Write down interfacing and operation of 8086 CPU modules in MIN and MAXmodes with diagram. (Apr 2004 CSE)

Refer the textbook T4 from pages 157 to 168

6.  Indicate the signals, which are different when 8086 is in minimum mode andmaximum mode. (Nov 2005 CSE, Apr 2005 CSE)

Refer the textbook T4 from pages 18 to 22

7.  Write a brief note on 8086 based multiprocessor system design /Configuration. (Nov

2005 CSE)

Refer the textbook T4 from pages 364 to 371

8.  Design an 8086 based system with the following specification: (1) 8086 in min. mode(2) 64 kb EPROM with the starting address F 0000H (3) 64 kb RAM with the starting

address 30000 H. Draw the complete schematic of design indicating address map.

(Apr 2005 CSE)

Refer the textbook T4 from pages 140 to 157

9.  .(i) Explain in detail about memory access mechanism in 8086

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 9/16

 

(May/ June 2007 – R 2004 CSE )

(ii) Explain the functions of following 8086 signals

(1) HLDA (2) RQ/GTO (3) DEN (4) ALE

10. . (i) Draw and explain a block diagram of 8086 at maximum mode

(ii) What are the advantages of multiprocessor systems?

(May/ June 2007 – R 2004 CSE )

11. . (i) Give 8086 architecture with a neat diagram

(ii) Write briefly on execution unit of processor(May/ June 2007 – R 2004 CSE )

12. . Explain on the interrupt types and priorities of 8086 processor

(May/ June 2007 – R 2004 CSE )

13. . What are the advantages of multiprocessor systems over single CPU systems?

Write briefly on the private I/O bus configuration

(May/ June 2007– R 2004 CSE)

14. . Write briefly on any TWO of the following:(1) COPROCESSOR (2) 8089 BUS CYCLE (3) 8086 Arithmetic Instructions

(May/ June 2007 – R 2004 CSE)

15. . Explain about the different interconnection topologies in MultimicroprocessorSystems. (NOV/DEC-2007, CSE, R 2004)

16. . Explain in detail about the maximum and minimum mode operation of 8086 systemWith their respective timing diagram. (NOV/DEC-2007, CSE, R 2004)

Refer the textbook T4 from pages 18 to 22

17. . i)with a neat sketch explain the memory organization and access of the 8086Processor.

ii) Draw the memory write bus cycle diagram of 8086 working in maximum mode.

(NOV/DEC-2007, MCA - R 2005)

18. . Draw the schematic of the 8086 system working in the maximum mode with all

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 10/16

 

necessary peripheral the components and explain.(NOV/DEC-2007, MCA -R 2005)

Refer the textbook T4 from pages 18 to 22

UNIT 4`

PART-B

1.  List the major components of the 8279-keyboard/display interfaces and explain their

functions, with neat diagram. (Nov 2003 ECE)

Refer the textbook T1 from pages 479 to 488

2.  Design an interfacing circuit to read data from an A/D converter using 8255 in

memory mapped I/O form. (Nov 2003 ECE)

3.  What are the different modes of serial communication? Draw the internal block 

diagram of 8251 and explain how the CPU uses it for serial communication. (Nov2004 ECE)

Refer the textbook T1 from pages 524 to 534

4.  Show how the 8255 PPI can be interfaced to the 8085 processor based system with 2

K bytes of EPROM. (Apr 2004 ECE)

5.  Draw the block diagram of Intel 8255. Mention the operating modes. Explain how it

can be used to realize a 4 * 4 keyboard matrix? (Nov 2005 ECE)

Refer the textbook T1 from pages 460 to 479

6.  Explain how to interface ADC and DAC with 8085 microprocessor. (Apr 2005 ECE)

Refer the textbook T1 from pages 404 to 414

Refer the textbook T1 from pages 460 to 479

Refer the textbook T1 from pages 460 to 479

7.  What is mean by GPIB signals and explain their operations in detail?

Refer the textbook T6 from pages 277 to 288

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 11/16

 

8.  Explain the serial interface RS232C, RS422 and RS423 in detail?

Refer the textbook T6 from pages 287 to 292

9. 

Describe mode 1 input and mode 1 output operation of 8255 with timing diagrams.

Refer the textbook T1 from pages 460 to 479

10. Interface an 8-bit DAC with 8085 and write a program to generate saw tooth wave of 

1KHz at DAC output.

Refer the textbook T1 from pages 404 to 414

11. Draw the block diagram of Intel 8255. Mention its operation modes. Explain how it

can be used to realize 4*4 keyboard matrix.

Refer the textbook T1 from pages 460 to 479

12. Design an interfacing circuit using 8251 and write initialization instructions to set up

data communication between a µ c and a serial peripherals.

Refer the textbook T1 from pages 157 to 163

13. Explain how ADC chip can be interfaced with microprocessor.

Refer the textbook T1 from pages 404 to 414

14. Draw the functional block diagram of 8255 and explain. Explain the mode 0 and 1operation 8255.

Refer the textbook T1 from pages 460 to 479

15. Explain the need and the features and the advantages of using the following ICs in

Microprocessor based systems8279 – Key board/ Display controller.

8251 – USART

Refer the textbook T1 from pages 534 to 540

16. Draw and explain a 3 bit D/A converter with its block diagram. Explain howProgrammable and peripheral devices are interfaced with 8085 . (NOV 2006 ECE)

17. Draw and explain a 3 bit A/D converter with its block diagram. Explain control

word)

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 12/16

 

Format of 8255 A for I/O with its diagram. . (NOV 2006 ECE)

18. . With neat functional block diagram, explain the hardware features of 

8255(programmable peripheral interface) in detail. (NOV/DEC 2006, IT)

19. Interface an 8-bit ADC with any one microprocessor and write the algorithm andAssembly language program to get one thousand digital equivalent data of analog

Samples taken at every one milli second and store them in memory.

(NOV/DEC - 2006, IT)

20.  .With help of block diagram explain the operation of USART (8251A)(May/ June 2007 – R 2004 CSE)

(ii) Discuss salient features of 8259 – Programmable interrupt controller

(May/ June 2007 – R 2004 CSE)

21. . (i) Explain the modes of operation in 8253 programmable Interval timer(May/ June 2007 – R 2004 CSE)

(ii) Explain the operation of DMA Controller (8237)

(May/ June 2007 – R 2004 CSE)

22. . Explain 8257 DMA Controller with Diagram (May/ June 2007 – R 2004

CSE)

23. . Explain 8279 Keyboard interface processor with diagram(May/ June 2007 –R 2004 CSE)

24.  . With a neat block diagram, explain in detail the internal architecture of 8257 and its

Register organization. (NOV/DEC-2007, CSE, regulation 2004)

25. . Discuss about the architecture, signal description and modes of operation of 8279.(NOV/DEC-2007, CSE, R 2004)

26. . Give the basic description of the 8279 pin configuration and explain how you willinterface a 8 digit display and a 64 key keyboard to the CPU using the 8279.

(NOV/DEC-2007, MCA -R 2005)

27. . Explain the internal architecture of 8251 USART (MAY 2007ECE)

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 13/16

 

28.  Describe the salient features of 8259 programmable interrupt controller

(MAY 2007- ECE)

29. Write the salient features of 80386 microprocessor. (MAY/JUNE 2007 –

IT)

Refer the textbook T6 from pages 214 to 222

30. . With neat functional block diagram, explain the organization of USART (8251) indetail. (MAY/JUNE 2007 –IT)

Refer the textbook T1 from pages 157 to 163

UNIT-5

PART-B

1.  Explain with neat diagram of port pin and circuits that connect the 8051 micro

controller to the outside world. (Nov 2004 ECE)

Refer the textbook T3 from pages 83 to 91

2.  Explain the significance of SFRs in 8051 micro controllers. (2) Explain how to

interface external memory devices with 8051 micro controllers. (Apr 2004 ECE)

Refer the textbook T3 from pages 50 to 63

3.  Write an ALP in 8051 to sort the number stored in array. (2) Compare the features of 

8 bits and 16 bit micro controller. (Apr 2004 ECE)

Refer the textbook T3 from pages 127 to 137

4.  Explain the various modes available for timer in 8051 micro controllers. (2) Discussthe interrupt structure of 8051 Micro controllers. (Apr 2005 ECE)

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 14/16

 

Refer the textbook T3 from pages 95 to 98

5.  What are interrupt available in the 8051? What are controls registers available in the

SFR area to control these register? Explain. Write a 8051 ALP to evaluate Q=(u

(v+w))+(x.y) +z. (Nov 2006 ECE)

Refer the textbook T3 from pages 35 to 53

6.  Explain the different modes of operation of serial port in 8051 indicating various

registers associated with it.

Refer the textbook T3 from pages 42 to 57

7.  Write a program using 8031/8051 assembly language to add three BCD numbers

stored in internal RAM locations 25H, 26H and 27H and put the result in RAM

location 31 H (MSB) and 30H (LSB). Use registers Ro to store the intermediate

results.

Refer the textbook T3 from pages 134 to 137

8.  Explain briefly the architecture of 8051. (Nov 2006 ECE, Nov 2003 ECE)

Refer the textbook T3 from pages 28 to 35

9.  . Explain the architecture of Pentium microprocessor with functional block diagram.(NOV/DEC 2006, IT)

Refer the textbook T6 from pages 884 to 886

10. Explain the architecture of 8051 microcontroller with neat block diagram.(NOV/DEC 2006, IT)

Refer the textbook T3 from pages 28 to 35

11. Describe the interrupt structure of 8051 microcontroller, indicating various registers

associated with interrupts. (NOV/DEC 2006, IT)

12. Explain the architecture of 8051 microcontroller

(May/ June 2007 – R 2004 CSE)Refer the textbook T3 from pages 28 to 35

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 15/16

8/9/2019 7757334-CS1304-QA-PARTB082[1] mam_pdf

http://slidepdf.com/reader/full/7757334-cs1304-qa-partb0821-mampdf 16/16