56F8014 - NXP Semiconductors€¦ · · 2016-11-231.2 56F8014 Demonstration Board Connections ......

56F800016-bit Digital Signal Controllers

freescale.com

56F8014Demonstration Board User Guide

MC56F8014DBUGRev. 0 03/2005

TABLE OF CONTENTS

Table of Contents, Rev. 0

Freescale Semiconductor iPreliminary

Preface vii

Chapter 1 Introduction

1.1 56F8014 Demonstration Board Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-11.2 56F8014 Demonstration Board Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2

Chapter 2 Technical Summary

2.1 56F8014. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-22.2 RS-232 Serial Communications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-22.3 Debug LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-32.4 Debug Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-42.5 External Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-52.6 Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-52.7 Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-62.8 Daughter Card Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-72.9 Test Points. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-8

Appendix A 56F8014 Demonstration Board Schematics

Appendix B 56F8014 Demonstration Board Bill of Material

56F8014 Demonstration Board User Guide, Rev. 0

ii Freescale SemiconductorPreliminary

LIST OF FIGURES

List of Figures, Rev. 0

Freescale Semiconductor iiiPreliminary

1-1 Block Diagram of the 56F8014 Demonstration Board . . . . . . . . . . . . . . . . . . . . . . . 1-2

1-2 Connecting the 56F8014 Demonstration Board Cables . . . . . . . . . . . . . . . . . . . . . . 1-3

2-1 Diagram of the Debug LED Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3

2-2 Block Diagram of the Parallel JTAG Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4

2-3 Schematic Diagram of the User Interrupt Interface. . . . . . . . . . . . . . . . . . . . . . . . . . 2-5


iv Freescale SemiconductorPreliminary

LIST OF TABLES

List of Tables, Rev. 0

Freescale Semiconductor vPreliminary

2-1 RS-232 Serial Connector Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2

2-2 LED Control. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4

2-3 JTAG Connector Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4

2-4 Daughter Card Connector Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-7


vi Freescale SemiconductorPreliminary

Preface, Rev. 0

Freescale Semiconductor viiPreliminary

PrefaceThis reference manual describes the hardware on the 56F8014 Demonstration Board in detail.

AudienceThis document is intended for application developers who are creating software for devices using the Freescale 56F8014 Demonstration Board or a member of the 56F8000 family that is compatible with this part.

OrganizationThis manual is organized into two chapters and two appendices.

• Chapter 1, Introduction, provides an overview of the Demo board and its features.

• Chapter 2, Technical Summary, describes the 56F8014 hardware in detail.

• Appendix A, 56F8014 Demonstration Board Schematics, , contains the schematics of the 56F8014 Demonstration Board.

• Appendix B, 56F8014 Demonstration Board Bill of Material, provides a list of the materials used on the 56F8014 Demonstration Board.

Suggested ReadingMore documentation on the 56F8014 and the 56F8014 Demonstration Board kit may be found at URL:

www.freescale.com


viii Freescale SemiconductorPreliminary

Notation ConventionsThis manual uses the following notational conventions:

Term or Value Symbol Examples Exceptions

Active High Signals (Logic One)

No special symbol attached to the signal name

A0CLKO

Active Low Signals(Logic Zero)

Noted with an overbar in text and in most figures

WEOE

In schematic drawings, Active Low Signals may be noted by a backslash: /WE

Hexadecimal Values

Begin with a “$” symbol

$0FF0$80

Decimal Values No special symbol attached to the number

1034

Binary Values Begin with the letter “b” attached to the number

b1010b0011

Numbers Considered positive unless specifically noted as a negative value

5-10

Voltage is often shown as positive: +3.3V

Blue Text Linkable on-line ...refer to Chapter 7, License

Bold Reference sources, paths, emphasis

...see: http://www.freescale.com/

Preface, Rev. 0

Freescale Semiconductor ixPreliminary

Definitions, Acronyms, and AbbreviationsDefinitions, acronyms and abbreviations for terms used in this document are defined below for reference.

56F8014 Digital signal controller with motor control peripherals

A/D Analog-to-Digital; a method of converting Analog signals to Digital values

ADC Analog-to-Digital Converter; a peripheral on the 56F8014 part

DSC Digital Signal Controller

EOnCE Enhanced On-Chip Emulation; a debug bus and port which enables a designer to create a low-cost hardware interface for a professional-quality debug environment

Demo Board Demonstration Board; a hardware platform which allows a customer to evaluate the silicon and develop his application

GPIO General Purpose Input and Output port on Freescale’s family of digital signal controllers; does not share pin functionality with any other peripheral on the chip and can only be set as an input, output, or level-sensitive interrupt input

IC Integrated Circuit

JTAG Joint Test Action Group; a bus protocol/interface used for test and debug

LED Light Emitting Diode

LQFP Low-profile Quad Flat PackageOnCETM On-Chip Emulation, a debug bus and port created to allow a means for

low-cost hardware to provide a professional-quality debug environment

PCB Printed Circuit Board

PWM Pulse Width Modulation

SCI Serial Communications Interface; a peripheral on Freescale’s family of digital signal controllers

SPI Serial Peripheral Interface; a peripheral on Freescale’s family of digital signal controllers


x Freescale SemiconductorPreliminary

ReferencesThe following sources were referenced to produce this manual:

[1] DSP56800E Reference Manual, DSP56800ERM, Freescale Semiconductor, Inc.

[2] 56F8000 Peripheral Reference Manual, MC56F8000RM, Freescale Semiconduc-tor, Inc.

[3] 56F8014 Technical Data, MC56F8014, Freescale Semiconductor, Inc.

Introduction, Rev. 0

Freescale Semiconductor 1-1Preliminary

Chapter 1IntroductionThe 56F8014 Demonstration Board is used to demonstrate the abilities of the 56F8014 digital signal controller and to provide a hardware tool allowing the development of applications.

The 56F8014 Demonstration Board is an evaluation module board that includes a 56F8014 part, RS-232 interface, user LEDs, user pushbutton switches and a daughter card connector. The daughter card connector allows signal monitoring and expandability of user features.

The 56F8014 Demonstration Board is designed for the following purposes:

• Allowing new users to become familiar with the features of the 56800E architecture. The tools and examples provided with the 56F8014 Demonstration Board facilitate evaluation of the feature set and the benefits of the family.

• Serving as a platform for real-time software development. The tool suite enables the user to develop and simulate routines, download the software to on-chip memory, run it, and debug it using a debugger via the JTAG/Enhanced OnCE (EOnCE) port. The breakpoint features of the EOnCE port enable the user to easily specify complex break conditions and to execute user-developed software at full speed until the break conditions are satisfied. The ability to examine and modify all user-accessible registers, memory and peripherals through the EOnCE port greatly facilitates the task of the developer.

• Serving as a platform for hardware development. The hardware platform enables the user to connect external hardware peripherals. The on-board peripherals can be disabled, providing the user with the ability to reassign any and all of the processor's peripherals. The EOnCE port's unobtrusive design means that all memory on the board and on the processor is available to the user.

1.1 56F8014 Demonstration Board ArchitectureThe 56F8014 Demonstration Board facilitates the evaluation of various features present in the 56F8014 part. The 56F8014 Demonstration Board can be used to develop real-time software and


1-2 Freescale Semiconductor Preliminary

hardware products. The 56F8014 Demonstration Board provides the features necessary for a user to write and debug software, demonstrate the functionality of that software and interface with the user's application-specific device(s). The 56F8014 Demonstration Board is flexible enough to allow a user to fully exploit the 56F8014's features to optimize the performance of his product, as shown in Figure 1-1.

Figure 1-1. Block Diagram of the 56F8014 Demonstration Board

1.2 56F8014 Demonstration Board ConnectionsAn interconnection diagram is shown in Figure 1-2 for connecting the PC and the external +9.0V DC power supply to the 56F8014 Demonstration Board.

56F8014

RESET

JTAG/EOnCE

SPI

SCI

Timer A

PWM

+3.3V & GND+3.3VA & AGND

Daughter CardConnector

IRQ Pushbuttons

JTAGConnector

DSub9-Pin

RS-232Interface

Power Supply+3.3V &+3.3VA

RESET Pushbutton

Debug LEDs

ADCA

ADCB

56F8014 Demonstration Board Connections

Introduction, Rev. 0


Figure 1-2. Connecting the 56F8014 Demonstration Board Cables

Perform the following steps to connect the 56F8014 Demonstration Board cables:

1. Connect the parallel extension cable to the parallel port of the host computer.

2. Connect the other end of the parallel extension cable to the JTAG interface POD. Connect the ribbon cable from the JTAG interface POD to J1, shown in Figure 1-2, on the 56F8014 Demonstration Board. This provides the connection which allows the host computer to control the board.

3. Make sure that the external +9V DC, 450mA power supply is not plugged into a +120V AC power source.

4. Connect the 2.1mm output power plug from the external power supply into P1, shown in Figure 1-2, on the 56F8014 Demonstration Board.

5. Apply power to the external power supply. The green Power-ON LED, LED7, will illuminate when power is correctly applied.

PC-compatible

Cable

Computer

Parallel Extension

External+9V

Power

J1

P1Connect cableto Parallel/Printer port

with 2.1mm,receptacleconnector

JTAG POD

56F8014 Demonstration Board

Technical Summary, Rev. 0


Chapter 2Technical SummaryThe 56F8014 Demonstration Board is designed as a versatile development card using the 56F8014 processor, allowing the creation of real-time software and hardware products to support a new generation of applications in servo and motor control, digital and wireless messaging, digital answering machines, feature phones, modems, and digital cameras. The power of the 16-bit 56F8014 processor, combined with the on-board RS-232 interface and daughter card connector, makes the 56F8014 Demonstration Board ideal for developing and implementing many motor control algorithms, as well as for learning the architecture and instruction set of the 56F8014 processor.

The main features of the 56F8014 Demonstration Board, with board and schematic reference, designators include:

• 56F8014, a 16-bit +3.3V hybrid controller operating at 60MHz [U1]

• Joint Test Action Group (JTAG) port interface connector, for an external debug Host Target Interface [J1]

• RS-232 interface, for easy connection to a host processor [U2 and P3]

• Daughter card connector, to allow the user to connect his own PWM, ADC, SCI, SPI or GPIO-compatible peripheral to the digital signal controller [P2]

• On-board power regulation provided from an external +9V DC-supplied power input [P1]

• Light Emitting Diode (LED) power indicator [LED7]

• Six on-board real-time user debugging LEDs [LED1-6]

• Manual RESET push-button [S3]

• Manual interrupt #1 push-button [S1]

• Manual interrupt #2 push-button [S2]



2.1 56F8014The 56F8014 Demonstration Board uses a Freescale 56F8014 part, designated as U1 on the board and in the schematics. This part will operate at a maximum external bus speed of 60MHz. A full description of the 56F8014, including functionality and user information, is provided in these documents:

• 56F8014 Technical Data Sheet, (56F8014): Electrical and timing specifications, pin descriptions, device-specific peripheral information and package descriptions

• 56F8000 Peripheral Reference Manual, (MC56F8000RM): Detailed description of peripherals of the 56F8000 family of devices

• DSP56800E Reference Manual, (DSP56800ERM): Detailed description of the 56800E family architecture, 16-bit core processor, and the instruction set

Refer to these documents for detailed information about chip functionality and operation. They can be found on this URL:

www.freescale.com

2.2 RS-232 Serial CommunicationsThe 56F8014 Demonstration Board provides an RS-232 interface by the use of an RS-232 level converter, Sipex SP3220EUCY, designated as U2. Refer to the RS-232 schematic details in Appendix A. The RS-232 level converter transitions the SCI port’s +3.3V signal levels to RS-232 compatible signal levels and connects to the host’s serial port via connector P3. The SCI ports signals, GPIOB6 and GPIOB7, can be disconnected from the RS-232 level converter by cutting the JP1 and JP2 jumpers on the board. The pin-out of connector P2 is shown in Table 2-1.

.

Table 2-1. RS-232 Serial Connector Description

P3

Pin # Signal Pin # Signal

1 Jumper to 6 & 4 6 Jumper to 1 & 4

2 TXD 7 NC

3 RXD 8 NC

4 Jumper to 1 & 6 9 NC

5 GND

Debug LEDs



2.3 Debug LEDsSix on-board Light-Emitting Diodes, (LEDs), are provided to allow real-time debugging for user programs. These LEDs will allow the programmer to monitor program execution without having to stop the program during debugging; refer to Figure 2-1. Table 2-2 describes the control of each LED.

Setting GPIOA0, GPIOA1, GPIOA2, GPIOA4, GPIOA5, or GPIOB4 to a Logic One value will turn on the associated LED.

Figure 2-1. Diagram of the Debug LED Interface

56F8014 INVERTING BUFFER

GPIOA0

GPIOA1

GPIOA2

GREEN LED

YELLOW LED

RED LED

+3.3V

GREEN LED

YELLOW LED

RED LED

GPIOA4

GPIOA5

GPIOB4



2.4 Debug SupportA JTAG connector, J1, on the 56F8014 Demonstration Board allows the connection of an external Host Target Interface for downloading programs and working with the 56F8014’s registers. This connector is used to communicate with an external Host Target Interface, which passes information and data back and forth with a host processor running a debugger program. Table 2-3 shows the pin-out for this connector.

Table 2-2. LED Control

Controlled by

User LED Color Signal

LED1 RED GPIO Port A, Bit 0

LED2 YELLOW GPIO Port A, Bit 1

LED3 GREEN GPIO Port A, Bit 2

LED4 RED GPIO Port A, Bit 4

LED5 YELLOW GPIO Port A, Bit 5

LED6 GREEN GPIO Port B, Bit 4

Table 2-3. JTAG Connector Description

J1


1 TDI 2 GND

3 TDO 4 GND

5 TCK 6 GND

7 NC 8 KEY

9 RESET 10 TMS

11 +3.3V 12 NC

13 DE 14 NC

Reset



2.5 External InterruptsTwo on-board push-button switches are provided for external interrupt generation, as shown in Figure 2-3. S1 allows the user to generate a hardware interrupt, IRQ #1, using GPIO Port B, Bit 2. S2 allows the user to generate a hardware interrupt, IRQ #2, using GPIO Port B, Bit 3. These two switches allow the user to generate interrupts for his user-specific programs. Alternately, the user can use GPIO Port B, Bit 4 for IRQ #1. To accomplish this, cut the trace at JP3 pins 1 & 2 and solder a jumper between JP3 pins 2 & 3. Also, the user can use GPIO Port B, Bit 5 for IRQ #2. To accomplish this, cut the trace at JP4 pins 1 & 2 and solder a jumper between JP4 pins 2 & 3.

Figure 2-2. Schematic Diagram of the User Interrupt Interface

2.6 ResetLogic is provided on the 56F8014 to generate an internal Power-On RESET. Additional reset logic is provided to support the RESET signal from the JTAG connector and the user RESET push-button, S3; refer to the schematics in Appendix A.

56F8014

GPIOB2

GPIOB3

+3.3V

+3.3V

10K

10K

S1

S2

0.1µF

0.1µF

GPIOB4

GPIOB5

JP31

3

JP41

3

2

2



2.7 Power SupplyThe main power input to the 56F8014 Demonstration Board, +9V DC at 450mA, is through a 2.1mm coax power jack, P1. This input power passes through a reverse power-blocking diode to provide a DC supply input for the +3.3V voltage regulator, U3. A 450mA power supply is provided with the 56F8014 Demonstration Board; however, less than 200mA is required by the Demo Board. The remaining current is available for custom control applications when connected to the daughter card connector. The 56F8014 Demonstration Board provides +3.3V DC voltage regulation for the processor, ADC, JTAG interface and supporting logic; refer to schematics in Appendix A. Additional voltage regulation logic provides a low-noise +3.3V DC voltage to the processor’s A/D peripheral. Power applied to the 56F8014 Demonstration Board is indicated with a Power-ON LED, referenced as LED7.

Daughter Card Connector



2.8 Daughter Card ConnectorThe Demo board contains a daughter card connector, P2, which contains the processor’s peripheral port signals. The daughter card connector is used to connect a daughter card or a user-specific daughter card to the processor’s peripheral port signals. The daughter card connector is a 40-pin 0.1” pitch connector with signals for RESET, SPI, SCI, PWM, ADC and GPIO ports. Table 2-4 shows the daughter card connector’s signal-to-pin assignments.

Table 2-4. Daughter Card Connector Description

P2


1 +3.3V 2 NC

3 GND 4 GPIOA7 / RESET / VPP

5 GPIOB7 / TXD / SCL 6 NC

7 GPIOB6 / RXD / SDA / CLKIN 8 NC

9 GPIOA0 / PWM0 10 GPIOC0 / ANA0

11 GPIOA1 / PWM1 12 GPIOC1 / ANA1

13 GPIOB4 / T0 / CLK0 14 GPIOC2 / VREFH / ANA2

15 GPIOB5 / T1 / FAULT3 16 GPIOC3 / ANA3

17 GPIOB3 / MOSI / T3 18 GPIOC4 / ANB0

19 GPIOB2 / MISO / T2 20 GPIOC5 / ANB1

21 GPIOB0 / SCLK / SCL 22 GPIOC6 / VREFL / ANB2

23 GPIOB1 / SS / SDA 24 GPIOC7 / ANB3

25 GPIOD0 / TDI 26 GPIOB1 / SS / SDA

27 GPIOD1 / TDO 28 GPIOB0 / SCLK / SCL

29 GPIOD2 / TCK 30 GPIOA2 / PWM2

31 GPIOD3 / TMS 32 NC

33 NC 34 GPIOA4 / PWM4 / FAULT1 / T2

35 NC 36 GPIOA5 / PWM5 / FAULT2 / T3

37 NC 38 NC

39 NC 40 NC



2.9 Test PointsThe 56F8014 Demonstration Board board has two test points:

• +3.3V, TP1

• Digital Ground (GND), TP2

56F8014 Demonstration Board Schematics, Rev. 0

Freescale Semiconductor Appendix A -1Preliminary

Appendix A56F8014 Demonstration Board Schematics


Appendix A -2 Freescale SemiconductorPreliminary

Fig

ure

A-1

. M

C56

F80

14 P

roce

sso

r

A A

B B

C C

D D

E E

44

33

22

11

Single trace

to GNDA

JTAG Connector/TRST

DS

CO

Des

ign

MC

56F

8014 P

roce

ssor

MC

56F

8014D

EM

O.D

SN

1.0

15

Wed

nesd

ay,

Dec

embe

r 08

, 20

04A

Dig

ital S

ign

al C

on

tro

ller

Op

era

tio

n21

00 E

ast

Elli

ot R

oad

Tem

pe,

Ari

zona

852

84

Titl

e

Docu

ment

Date

:

Siz

e

Desi

gner:

Sheet

of

Rev.

Num

ber

(512

) 89

5-72

15

F

AX

: (4

80)

413-

2510

AN

A_

0A

NA

_1

AN

A_

2

TD

O

/RE

SE

T

/DE

/DE

TD

IT

DO

TC

K

GN

DA

AN

A_

0

AN

A_

1

AN

A_

2

AN

B_

0

AN

B_

1

AN

B_

2

AN

B_

0A

NB

_1

AN

B_

2

AN

A_

3

AN

B_

3

AN

A_

3A

NB

_3

TM

S

GN

D

GN

DG

ND

GN

D

TC

K

TM

S

/RE

SE

T

PA

2P

A1

PB

1

PA

0

PB

2

PB

4P

B5

PB

7

PA

5P

A4

PB

0

PB

3

PB

6

AN

A0

AN

A1

AN

A2

AN

B0

AN

B1

AN

B2

TD

OT

DI

TC

KT

MS

AN

A3

AN

B3

+3

.3V

A+

3.3

V

+3

.3V

+3

.3V

+3

.3V

A

+3

.3V

+3

.3V

R2

0

47

KD

NP

R2

1

47

K

C1

61

00

pF

C1

2.2

uF

C5

0.1

uF

C1

40

.01

uF

C1

50

.00

1u

FC

40

.1u

F

C1

70

.00

22

uF

C1

80

.00

22

uF

C1

90

.00

22

uF

R1

10

0

R2

10

0

R3

10

0

C2

00

.00

22

uF

R8

10

0

C2

10

.00

22

uF

C2

20

.00

22

uF

C2

30

.00

22

uF

C2

40

.00

22

uF

R4

10

0

R5

10

0

R6

10

0

R7

10

0

L1

FE

RR

ITE

BE

AD

L2

FE

RR

ITE

BE

AD

KEY

J1

1 3 5 7 9 11

13

2 4 6

10

12

14

U1

MC

56

F8

01

4V

FA

E

18

13

12

11

4 5 91

9 3

17

6 8 26

14

20

22

31

29

15

32 2

23

28

27

21 1

24

25

30

16

10

7

PB

2/M

ISO

/T2

AN

A0

/PC

0A

NA

1/P

C1

AN

A2

/VR

EF

H/P

C2

AN

B0

/PC

4A

NB

1/P

C5

VS

SA

_A

DC

PB

4/T

0/C

LK

OP

B5

/T1

/FA

UL

T3

PB

3/M

OS

I/T3

AN

B2

/VR

EF

L/P

C6

VD

DA

_A

DC

VS

S_

IO1

VS

S_

IO0

PA

5/P

WM

5/F

AU

LT

2/T

3P

A4

/PW

M4

/FA

UL

T1

/T2

TD

O/P

D1

TD

I/PD

0

TC

K/P

D2

PB

6/R

XD

/SD

A/C

LK

INP

B7

/TX

D/S

CL

PA

2/P

WM

2

PA

0/P

WM

0P

A1

/PW

M1

PB

0/S

CL

K/S

CL

PB

1/S

S/S

DA

VC

AP

1

VD

D_

IO

TM

S/P

D3

RE

SE

T/P

A7

/VP

P

AN

A3

/PC

3

AN

B3

/PC

7

R2

2

10

KD

NP

R2

3

10

K



Fig

ure

A-2

. R

ES

ET

& IR

Q P

ush

bu

tto

ns

and

Use

r L

ED

s

A A

B B

C C

D D

E E

44

33

22

11

IRQ PUSHBUTTON #1

RESET PUSHBUTTON

IRQ PUSHBUTTON #2

PWM4/T2

PWM1

PWM2

PWM0

RE

D L

ED

YE

LLO

W L

ED

GR

EE

N L

ED

RE

D L

ED

PWM5/T3

T0/CLKO

YE

LLO

W L

ED

GR

EE

N L

ED

Bypass

DS

CO

Des

ign

RE

SE

T &

IRQ

PU

SH

BU

TT

ON

S A

ND

US

ER

LE

DS

MC

56F

8014D

EM

O.D

SN

1.0

25

Sun

day,

Sep

tem

ber

26,

2004

A

Dig

ital S

ign

al C

on

tro

ller

Op

era

tio

n21

00 E

ast

Elli

ot R

oad

Tem

pe,

Ari

zona

852

84

Titl

e

Docu

ment

Date

:

Siz

e

Desi

gner:

Sheet

of

Rev.

Num

ber

(512

) 89

5-72

15

F

AX

: (4

80)

413-

2510

/RE

SE

T

PA

4

PA

2

PA

1

PA

0

PB

4

PA

5

PB

2

PB

4

PB

3

PB

5

+3

.3V

+3

.3V

+3

.3V

+3

.3V

+3

.3V

C6

0.1

uF

R1

71

0K

S1

R1

91

0K

S3

C7

0.1

uF

R1

81

0K

S2

U4

C

74

AC

04

56

U4

E

74

AC

04

11

10

U4

B

74

AC

04

34

LE

D1

U4

D

74

AC

04

98

LE

D3

LE

D2

LE

D4

U4

F

74

AC

04

13

12

U4

A

74

AC

04

12

LE

D6

LE

D5

R9

27

0

R1

2

27

0

R1

0

27

0

R1

1

27

0

R1

3

27

0

R1

4

27

0

C1

30

.1u

F

JP3

JP4



Fig

ure

A-3

. R

S-2

32 In

terf

ace

A A

B B

C C

D D

E E

44

33

22

11

CONNECTOR

CTS

DSR

DTR

RXD

TXD

RTS

DCD

RS-232

Bypass

DS

CO

Des

ign

RS

-232 IN

TE

RF

AC

E

MC

56F

8014D

EM

O.D

SN

1.0

35

Sun

day,

Sep

tem

ber

26,

2004

A

Dig

ital S

ign

al C

on

tro

ller

Op

era

tio

n21

00 E

ast

Elli

ot R

oad

Tem

pe,

Ari

zona

852

84

Titl

e

Docu

ment

Date

:

Siz

e

Desi

gner:

Sheet

of

Rev.

Num

ber

(512

) 89

5-72

15

F

AX

: (4

80)

413-

2510

TX

D

RX

D

TD

RD

PB

7

PB

6

+3

.3V

+3

.3V

+3

.3V

C1

20

.1u

F

C8

0.1

uF

JP1

JP2

C1

10

.1u

F

C1

0

0.1

uF

P3

594837261

C9

0.1

uF

U2

SP

32

20

EU

CY

35

15

6

122

11 9

813

164

7 14

1

V+

C2

+

VC

C

C2

-

FO

RC

EO

N

C1

+

TIN

RO

UT

RIN

TO

UT

SH

DN

C1

-V

-

GN

D

EN

R1

6

1K



Fig

ure

A-4

. In

pu

t / O

utp

ut

Sig

nal

Co

nn

ecto

r

A A

B B

C C

D D

E E

44

33

22

11

I/O SIGNAL SOCKET

TXD/SCL

RXD/SDA/CLKIN

PWM0

PWM1

T0/CLKO

T1/FAULT3

MOSI/T3

MISO/T2

SCLK/SCL

SS_b/SDA

PD0

PD1

PD2

PD3

PA7/VPP

PC0

PC1

VREFH/PC2

PC4

PC5

VREFL/PC6

SS_b/SDA

SCLK/SCL

PWM2

PWM4/FAULT1/T2

PWM5/FAULT2/T3

LOCATED ON BOTTOM OF BOARD

PC3

PC7

DS

CO

Des

ign

INP

UT

/OU

TP

UT

SIG

NA

L C

ON

NE

CTO

R

MC

56F

8014D

EM

O.D

SN

1.0

45

Thu

rsda

y, F

ebru

ary

10,

2005

A

Dig

ital S

ign

al C

on

tro

ller

Op

era

tio

n21

00 E

ast

Elli

ot R

oad

Tem

pe,

Ari

zona

852

84

Titl

e

Docu

ment

Date

:

Siz

e

Desi

gner:

Sheet

of

Rev.

Num

ber

(512

) 89

5-72

15

F

AX

: (4

80)

413-

2510

GN

D

GN

D

PB

7P

B6

PA

0P

A1

PB

4P

B5

PB

3P

B2

PB

0P

B1

TD

IT

DO

TC

KT

MS

/RE

SE

T

AN

A0

AN

A1

AN

A2

AN

B0

AN

B1

AN

B2

PB

1P

B0

PA

2

PA

4P

A5

AN

A3

AN

B3

+3

.3V

P2

1 3 5 7 9 11

13

15

17

19

21

23

25

27

29

31

33

35

37

39

2 4 6 81

01

21

41

61

82

02

22

42

62

83

03

23

43

63

84

0



Fig

ure

A-5

. P

ow

er S

up

ply

A A

B B

C C

D D

E E

44

33

22

11

POWER GOOD LED

TEST POINT

+3.3V

GROUND

TEST POINT

21

3.3V 3

4

REGULATOR

LM1117

EXTERNAL POWER

9VDC INPUT

DS

CO

Des

ign

PO

WE

R S

UP

PLY M

C56F

8014D

EM

O.D

SN

1.0

55

Sun

day,

Sep

tem

ber

26,

2004

A

Dig

ital S

ign

al C

on

tro

ller

Op

era

tio

n21

00 E

ast

Elli

ot R

oad

Tem

pe,

Ari

zona

852

84

Titl

e

Docu

ment

Date

:

Siz

e

Desi

gner:

Sheet

of

Rev.

Num

ber

(512

) 89

5-72

15

F

AX

: (4

80)

413-

2510

+3

.3V

+9

V

+3

.3V

+3

.3V

U3

LM

11

17

MP

X-3

.3

32 4

1

VIN

VO

UT

VO

UT

GN

D

R1

52

70 L

ED

7G

RE

EN

LE

D

TP

1

1

TP

2

1

+C

22

2u

F1

6V

DC

+C

32

2u

F6

.3V

DC

D1

FM

40

01

P1

1

3

2

56F8014 Demonstration Board Bill of Material, Rev. 0

Freescale Semiconductor Appendix B -1Preliminary

Appendix B 56F8014 Demonstration Board Bill of Material

Qty Description Ref. Designators Vendor Part #

Integrated Circuits

1 MC56F8014 U1 Freescale, MC56F8014VFAE

1 RS-232 Transceiver U2 Sipex, SP3220EUCY

1 +3.3V Voltage Regulator U3 National Semi, LM1117MPX-3.3

1 74AC04 U4 ON Semiconductor, MC74AC04AD

Resistors

8 100 Ω, 0603 R1 — R8 SMEC, RC73L2X101JT

7 270 Ω, 0603 R9 — R15 SMEC, RC73L2X271JT

1 1K Ω, 0603 R16 SMEC, RC73L2X102JT

4 10K Ω, 0603 R17 — R19, R23 SMEC, RC73L2X103JT

0 47K Ω, 0603 R20 (Optional) SMEC, RC73L2X473JT

1 47K Ω, 0603 R21 SMEC, RC73L2X473JT

0 10K Ω, 0603 R22 (Optional) SMEC, RC73L2X103JT

Inductors

2 Ferrite Bead, 0604 L1 — L2 SMEC, FCB0603-1000HNT

LEDs

2 Red LED, 1206 LED1, LED4 Hewlett-Packard, HSMS-C650

2 Yellow LED, 1206 LED2, LED5 Hewlett-Packard, HSMY-C650

2 Green LED, 1206 LED3, LED6, LED7 Hewlett-Packard, HSMG-C650


Appendix B -2 Freescale SemiconductorPreliminary

Diode

1 S2B-FM401, SMA D1 Vishay, DL4001DICT

Capacitors

1 2.2µF, +25V DC, 0805 (Low ESR)

C1 TAIYO YUDEN, CELMK212BJ225MG-T

1 22µF, +16V DC, EIA-B C2 SMEC, TCC22K16B

1 22µF, +6.3V DC, EIA-A C3 SMEC, TCC22M6.3A

10 0.1µF, 0603 C4 — C13 SMEC, MCCA104K1NR-T1

1 0.01µF, 0603 C14 SMEC, MCCA103K1NR-T1

1 0.001µF, 0603 C15 SMEC, MCCA102K1NRT

1 100pF, 0603 C16 SMEC, MCCA101K1NRT

6 0.0022µF, 0603 C17 — C24 SMEC, MCCA222K1NRT

Test Points

0 +3.3V Test Point TP1 (Optional) KEYSTONE, 5000, RED

0 GND Test Point TP2 (Optional) KEYSTONE, 5001, BLACK

Connectors

1 2.1mm coax Power Connector

P1 Switchcraft, RAPC-722

1 Daughter Card Connector

P2 SAMTEC, SSM-120-L-DV-LC

1 DE9S Connector P3 AMPHENOL, 617-C009S-AJ120

1 7x2 JTAG Header J1 SAMTEC, TSW-107-07-S-D

Switches

3 SPST Pushbutton S1 — S3 Panasonic, EVQ-PAD05R

Miscellaneous

2 Stand-off Post, 4-40 Aluminum 0.25” Hex Female, 0.375”

2 4-40 Screws SAE 4-40 machine screw, 0.375”

Qty Description Ref. Designators Vendor Part #

INDEX

Index, Rev. 0

Freescale Semiconductor iPreliminary

Numerics

1.2 Amp power supply 2-656F8014 ix56F8300 Peripheral User Manual 2-256F8357 Technical Data Sheet 2-2

A

A/D ixADC ixAnalog-to-Digital

A/D ixAnalog-to-Digital Converter

ADC ix

D

Daughter Card Expansioninterface 2-1

Debugging 2-3Demo Board

Demonstration Board ixDigital Signal Controller

DSC ixDSC ixDSP56800E Reference Manual 2-2

E

Enhanced On-Chip EmulationEOnCE ix

EOnce ix

G

General Purpose Input and OutputGPIO ix

GPIO ix

I

IC ixIntegrated Circuit

IC ix

J

Joint Test Action GroupJTAG ix

JTAG ixJTAG/Enhanced OnCE (EOnCE) 1-1

L

LED ixLight Emitting Diode

LED ixLow-profile Quad Flat Package

LQFP ixLQFP ix

O

On-board power regulation 2-1OnCE ixOn-Chip Emulation

OnCE ix

P

PCB ixperipheral port signals 2-7Printed Circuit Board

PCB ixPulse Width Modulation

PWM ixPWM ix

R

real-time debugging 2-3RS-232

level converter 2-2schematic diagram 2-2

S

SCI ixSerial Communications Interface

SCI ixSerial Peripheral Interface

SPI ixSPI ix

How to Reach Us:

Home Page:www.freescale.com

E-mail:[email protected]

USA/Europe or Locations Not Listed:Freescale SemiconductorTechnical Information Center, CH3701300 N. Alma School RoadChandler, Arizona 85224+1-800-521-6274 or [email protected]

Europe, Middle East, and Africa:Freescale Halbleiter Deutschland GmbHTechnical Information CenterSchatzbogen 781829 Muenchen, Germany+44 1296 380 456 (English)+46 8 52200080 (English)+49 89 92103 559 (German)+33 1 69 35 48 48 (French)[email protected]

Japan:Freescale Semiconductor Japan Ltd.HeadquartersARCO Tower 15F1-8-1, Shimo-Meguro, Meguro-ku,Tokyo 153-0064, Japan0120 191014 or +81 3 5437 [email protected]

Asia/Pacific:Freescale Semiconductor Hong Kong Ltd.Technical Information Center2 Dai King StreetTai Po Industrial EstateTai Po, N.T., Hong Kong+800 2666 [email protected]

For Literature Requests Only:Freescale Semiconductor Literature Distribution CenterP.O. Box 5405Denver, Colorado 802171-800-441-2447 or 303-675-2140Fax: [email protected]

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.This product incorporates SuperFlash® technology licensed from SST.

© Freescale Semiconductor, Inc. 2004. All rights reserved.

MC56F8014DBUGRev. 003/2005

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”, must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

56F8014 - NXP Semiconductors€¦ · · 2016-11-231.2 56F8014 Demonstration Board Connections ......

Documents

Transcript of 56F8014 - NXP Semiconductors€¦ · · 2016-11-231.2 56F8014 Demonstration Board Connections ......