2011 DSP IC Lec 6 Folding Part I

23
NCKU EE / S.F .Lei Digital Signal Processing Integrated Circuits Folding Adapted from Viktor Ö wall, Dept. of Electroscience, Lund University, Sweden 1

Transcript of 2011 DSP IC Lec 6 Folding Part I

Page 1: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits

Folding

Adapted from

Viktor Ouml wall Dept of Electroscience

Lund University Sweden

1

NCKU EE SF Lei Digital Signal Processing Integrated Circuits

Folding is rdquoInverserdquo of Unfolding

2

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 3

Hardware Mapped vs Time multiplexed

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 4

Hardware Mapped vs

Time multiplexedMicrocoded

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 5

Folding ndash Time-shared Architecture

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 6

Folding example

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 7

Control Unit

NCKU EE SF Lei Digital Signal Processing Integrated Circuits

bull Reduce hardware by N-folding

bull Tcomputation increased by N 1048644 Latecy

bull Extremes

ndash Fully parallel

ndash Time multiplexed = 1 unit per algorithmic operation

bull Folding 1048644

ndash extra registers ie extra storage

ndash control unit

ndash latency

8

Folding

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 9

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 10

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 11

Folding Set

A folding set is an ordered set of operations to

be executed on the same functional

Each set contain N entries N=folding factor

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 12

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 13

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 2: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits

Folding is rdquoInverserdquo of Unfolding

2

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 3

Hardware Mapped vs Time multiplexed

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 4

Hardware Mapped vs

Time multiplexedMicrocoded

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 5

Folding ndash Time-shared Architecture

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 6

Folding example

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 7

Control Unit

NCKU EE SF Lei Digital Signal Processing Integrated Circuits

bull Reduce hardware by N-folding

bull Tcomputation increased by N 1048644 Latecy

bull Extremes

ndash Fully parallel

ndash Time multiplexed = 1 unit per algorithmic operation

bull Folding 1048644

ndash extra registers ie extra storage

ndash control unit

ndash latency

8

Folding

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 9

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 10

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 11

Folding Set

A folding set is an ordered set of operations to

be executed on the same functional

Each set contain N entries N=folding factor

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 12

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 13

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 3: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 3

Hardware Mapped vs Time multiplexed

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 4

Hardware Mapped vs

Time multiplexedMicrocoded

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 5

Folding ndash Time-shared Architecture

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 6

Folding example

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 7

Control Unit

NCKU EE SF Lei Digital Signal Processing Integrated Circuits

bull Reduce hardware by N-folding

bull Tcomputation increased by N 1048644 Latecy

bull Extremes

ndash Fully parallel

ndash Time multiplexed = 1 unit per algorithmic operation

bull Folding 1048644

ndash extra registers ie extra storage

ndash control unit

ndash latency

8

Folding

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 9

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 10

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 11

Folding Set

A folding set is an ordered set of operations to

be executed on the same functional

Each set contain N entries N=folding factor

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 12

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 13

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 4: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 4

Hardware Mapped vs

Time multiplexedMicrocoded

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 5

Folding ndash Time-shared Architecture

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 6

Folding example

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 7

Control Unit

NCKU EE SF Lei Digital Signal Processing Integrated Circuits

bull Reduce hardware by N-folding

bull Tcomputation increased by N 1048644 Latecy

bull Extremes

ndash Fully parallel

ndash Time multiplexed = 1 unit per algorithmic operation

bull Folding 1048644

ndash extra registers ie extra storage

ndash control unit

ndash latency

8

Folding

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 9

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 10

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 11

Folding Set

A folding set is an ordered set of operations to

be executed on the same functional

Each set contain N entries N=folding factor

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 12

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 13

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 5: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 5

Folding ndash Time-shared Architecture

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 6

Folding example

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 7

Control Unit

NCKU EE SF Lei Digital Signal Processing Integrated Circuits

bull Reduce hardware by N-folding

bull Tcomputation increased by N 1048644 Latecy

bull Extremes

ndash Fully parallel

ndash Time multiplexed = 1 unit per algorithmic operation

bull Folding 1048644

ndash extra registers ie extra storage

ndash control unit

ndash latency

8

Folding

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 9

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 10

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 11

Folding Set

A folding set is an ordered set of operations to

be executed on the same functional

Each set contain N entries N=folding factor

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 12

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 13

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 6: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 6

Folding example

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 7

Control Unit

NCKU EE SF Lei Digital Signal Processing Integrated Circuits

bull Reduce hardware by N-folding

bull Tcomputation increased by N 1048644 Latecy

bull Extremes

ndash Fully parallel

ndash Time multiplexed = 1 unit per algorithmic operation

bull Folding 1048644

ndash extra registers ie extra storage

ndash control unit

ndash latency

8

Folding

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 9

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 10

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 11

Folding Set

A folding set is an ordered set of operations to

be executed on the same functional

Each set contain N entries N=folding factor

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 12

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 13

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 7: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 7

Control Unit

NCKU EE SF Lei Digital Signal Processing Integrated Circuits

bull Reduce hardware by N-folding

bull Tcomputation increased by N 1048644 Latecy

bull Extremes

ndash Fully parallel

ndash Time multiplexed = 1 unit per algorithmic operation

bull Folding 1048644

ndash extra registers ie extra storage

ndash control unit

ndash latency

8

Folding

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 9

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 10

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 11

Folding Set

A folding set is an ordered set of operations to

be executed on the same functional

Each set contain N entries N=folding factor

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 12

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 13

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 8: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits

bull Reduce hardware by N-folding

bull Tcomputation increased by N 1048644 Latecy

bull Extremes

ndash Fully parallel

ndash Time multiplexed = 1 unit per algorithmic operation

bull Folding 1048644

ndash extra registers ie extra storage

ndash control unit

ndash latency

8

Folding

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 9

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 10

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 11

Folding Set

A folding set is an ordered set of operations to

be executed on the same functional

Each set contain N entries N=folding factor

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 12

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 13

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 9: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 9

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 10

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 11

Folding Set

A folding set is an ordered set of operations to

be executed on the same functional

Each set contain N entries N=folding factor

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 12

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 13

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 10: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 10

Folding Transformation

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 11

Folding Set

A folding set is an ordered set of operations to

be executed on the same functional

Each set contain N entries N=folding factor

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 12

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 13

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 11: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 11

Folding Set

A folding set is an ordered set of operations to

be executed on the same functional

Each set contain N entries N=folding factor

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 12

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 13

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 12: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 12

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 13

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 13: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 13

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 14: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 14

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 15: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 15

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 16: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 16

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 17: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 17

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 18: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 18

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 19: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 19

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 20: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 20

Folding of Biquad filter

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 21: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 21

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 22: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 22

Folding of Biquad filter N=4

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter

Page 23: 2011 DSP IC Lec 6 Folding Part I

NCKU EE SF Lei Digital Signal Processing Integrated Circuits 23

Folding of Biquad filter


Folding @ Home - Distributed Parallel Protein folding Chris Garlock.

Folding @ Home - Distributed Parallel Protein folding Chris Garlock.

DSP DSP DSP DSP DSP DSP DSP DSP DSPece491/homework/h6.pdf · 2020-02-27 · DSP DSP DSP DSP DSP DSP DSP DSP DSP Fundamentals of Signal ... but you may bring in one sheet of 8.5" x

DSP DSP DSP DSP DSP DSP DSP DSP DSPece491/homework/h6.pdf · 2020-02-27 · DSP DSP DSP DSP DSP DSP DSP DSP DSP Fundamentals of Signal ... but you may bring in one sheet of 8.5" x

Sarah Folsom's Portfolio212 321 LEC LEC LEC LEC LEC LEC LEC LEC Tests and Measurements Curriculum Design Philosophy of Education Education Capstone Methods of Teaching Math Politics,

Sarah Folsom's Portfolio212 321 LEC LEC LEC LEC LEC LEC LEC LEC Tests and Measurements Curriculum Design Philosophy of Education Education Capstone Methods of Teaching Math Politics,

EECC722 - Shaaban #1 lec # 8 Fall 2003 10-8-2003 Digital Signal Processor (DSP) Architecture Classification of Processor ApplicationsClassification of.

EECC722 - Shaaban #1 lec # 8 Fall 2003 10-8-2003 Digital Signal Processor (DSP) Architecture Classification of Processor ApplicationsClassification of.

Precision Folding Technology Precision Folding Technology · PDF filePrecision Folding Technology Precision Folding Technology Industrial Origami, Inc. Summary Nearly every manufacturing

Precision Folding Technology Precision Folding Technology · PDF filePrecision Folding Technology Precision Folding Technology Industrial Origami, Inc. Summary Nearly every manufacturing

Working with LEC and VersaWorks - Roland Websitesupport.rolanddga.com/docs/documents/departments... · 2014-02-15 · Creating and Printing Folding Carton Jobs 05/05/2010 Page 7 of

Working with LEC and VersaWorks - Roland Websitesupport.rolanddga.com/docs/documents/departments... · 2014-02-15 · Creating and Printing Folding Carton Jobs 05/05/2010 Page 7 of

DSP Series Digitally - Enhanced USB PC Headsets › pdf › dsp_family_eng.pdfDSP-400 Digitally-Enhanced USB Folding Stereo PC Headset & Software The collapsible design is ideal for

DSP Series Digitally - Enhanced USB PC Headsets › pdf › dsp_family_eng.pdfDSP-400 Digitally-Enhanced USB Folding Stereo PC Headset & Software The collapsible design is ideal for

PROTEIN FOLDING Global analysis of protein folding using ... · PROTEIN FOLDING Global analysis of protein folding using massively parallel design, synthesis, and testing Gabriel

PROTEIN FOLDING Global analysis of protein folding using ... · PROTEIN FOLDING Global analysis of protein folding using massively parallel design, synthesis, and testing Gabriel

SEED & DSP. SEED LTD. DSP Tools SEED DSP Solutions SEED & DSP… Agenda.

SEED & DSP. SEED LTD. DSP Tools SEED DSP Solutions SEED & DSP… Agenda.

The Study of Folding & Faulting Folding

The Study of Folding & Faulting Folding

Automatic Synthesis of High Performance Linear Algebra ... · vertical folding vertical folding horizontal folding horizontal folding horizontal folding el Parallel permutation Example:

Automatic Synthesis of High Performance Linear Algebra ... · vertical folding vertical folding horizontal folding horizontal folding horizontal folding el Parallel permutation Example:

LECa— LEC LEC CD LEC 2020 OnlineStusySP Web ! ct t ext LEC ... · LEC LEC CD LEC 2020 OnlineStusySP Web ! ct t ext LEC study.lec-jp.com 00 ox CËò study.lec-jp.com 00 CÉò . Created

LECa— LEC LEC CD LEC 2020 OnlineStusySP Web ! ct t ext LEC ... · LEC LEC CD LEC 2020 OnlineStusySP Web ! ct t ext LEC study.lec-jp.com 00 ox CËò study.lec-jp.com 00 CÉò . Created

Dsp foehu lec 01 - signals and systems

Dsp foehu lec 01 - signals and systems

FOLDING TABLES supplement lo… · Contour plus folding table Contour plus folding table Contour plus folding table Contour plus folding table Contour plus folding table Contour plus

FOLDING TABLES supplement lo… · Contour plus folding table Contour plus folding table Contour plus folding table Contour plus folding table Contour plus folding table Contour plus

An introduction to Digital Signal Processors (DSP)eecs.umich.edu/courses/eecs473/Lec/473L12F14.pdflots of “add-ons” including perhaps analog I/O and specilized devices (ethernet

An introduction to Digital Signal Processors (DSP)eecs.umich.edu/courses/eecs473/Lec/473L12F14.pdflots of “add-ons” including perhaps analog I/O and specilized devices (ethernet

Retiming, Folding, and Register Minimization for DSP Synthesis

Retiming, Folding, and Register Minimization for DSP Synthesis

DSP Design F ldi i ”I ” f U f ldiFolding is ”Inverse” of ... · DSP Design Folding Viktor Öwall, Dept. of Electrical and Information Technology, Lund University, Sweden-

DSP Design F ldi i ”I ” f U f ldiFolding is ”Inverse” of ... · DSP Design Folding Viktor Öwall, Dept. of Electrical and Information Technology, Lund University, Sweden-

Curved Folding - Stanford Computer Graphics Labgraphics.stanford.edu/~niloy/research/folding/paper_docs/folding... · Curved Folding Martin Kilian TU Vienna Evolute Simon Flory¨

Curved Folding - Stanford Computer Graphics Labgraphics.stanford.edu/~niloy/research/folding/paper_docs/folding... · Curved Folding Martin Kilian TU Vienna Evolute Simon Flory¨

Multicore DSP Architecture and ProgrammingTDDD56/slides/14-DSP-OlaDahl.pdf · DSP - ePUMA Properties of DSP algorithms Most DSP algorithms share some common traits. Predictable addressing.

Multicore DSP Architecture and ProgrammingTDDD56/slides/14-DSP-OlaDahl.pdf · DSP - ePUMA Properties of DSP algorithms Most DSP algorithms share some common traits. Predictable addressing.

DSP-Lec 02-Quantization.pdf

DSP-Lec 02-Quantization.pdf