12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE...

15
1 2004 MAPLD - 175 Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation

Transcript of 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE...

Page 1: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

12004 MAPLD - 175 Bradley Comar

Designing MIMO Modems on FPGAs Using Simulink

Bradley Comar

MITRE Corporation

Page 2: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

22004 MAPLD - 175 Bradley Comar

Problem Severe multipath fading and non-line-of-sight

environments cause link corruption or failure for many communication systems.

Multiple-input multiple-output (MIMO) systems exploit multipath to create greater theoretical capacities by means of space-time coding.

Does space-time coding work on real modems over real multipath channels?

Page 3: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

32004 MAPLD - 175 Bradley Comar

Potential Solution

Both Altera and Xilinx offer development kits that claim to allow the Signal Processing engineer to quickly and easily design and test projects in Simulink. Projects would be compiled and loaded onto FPGAs.

The Altera Stratix development kit is chosen to implement MIMO coded modems. These modems will be used to validate MIMO’s performance enhancing claims.

Page 4: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

42004 MAPLD - 175 Bradley Comar

The Space-Time Code

2x2 Unitary Space-Time Modulation:

-Group code determined by input data

-Transmitter sends

-Receiver recovers

Page 5: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

52004 MAPLD - 175 Bradley Comar

Space-Time Code DesignUsing Simulink to design and test the encoder:

Page 6: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

62004 MAPLD - 175 Bradley Comar

Space-Time Code DesignUsing Simulink to design and test the decoder:

Page 7: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

72004 MAPLD - 175 Bradley Comar

Modem DesignUsing Simulink to design and test the transmitter:

Page 8: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

82004 MAPLD - 175 Bradley Comar

Modem DesignUsing Simulink to design and test a modulator:

Page 9: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

92004 MAPLD - 175 Bradley Comar

Bit Error Rate TesterUsing Simulink to design and test a BER tester:

Page 10: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

102004 MAPLD - 175 Bradley Comar

Debugging in SimulinkUsing Simulink scope here to debug the symbol synchronizer:

Page 11: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

112004 MAPLD - 175 Bradley Comar

Test SetupTesting MIMO modems indoors using separate FPGA development boards for transmitter, receiver, and interferer :

rcv RF front end

rcv RFfront end

Altera DevBoardRX

tx RF front end

tx RF front end

Altera Dev BoardTX

Shield

Altera DevBoardInterferer

+

+

Page 12: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

122004 MAPLD - 175 Bradley Comar

Test Setup

interferer

receiver

LO

transmitter

shield

Page 13: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

132004 MAPLD - 175 Bradley Comar

Results

-The MIMO system outperforms the SISO system in LOS and non LOS testing.

-There are wide variations in the MIMO plot which could be due to sporadic loss of symbol lock andlack of AGC.

Page 14: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

142004 MAPLD - 175 Bradley Comar

Results

-The MIMO system outperforms the SISO system at all the antenna spacing measurements.

-There are wide variations in the MIMO plot which could be due to sporadic loss of symbol lock.

Page 15: 12004 MAPLD - 175Bradley Comar Designing MIMO Modems on FPGAs Using Simulink Bradley Comar MITRE Corporation.

152004 MAPLD - 175 Bradley Comar

Conclusion

Simulink proves to be an easy environment in which to program and debug modem code for FPGAs. No prior knowledge of VHDL is needed. This is a great tool for the Signal Processing engineer.

This tool is used to investigate MIMO space-time coding. Initial results show that these codes can be used to enhance BER performance for modems in laboratory environments.