1200-Output Channel TFT LCD Source Driver with TCON ...orientdisplay.com/pdf/ILI6126C.pdf ·...

ILI6126C

1200-Output Channel TFT LCD Source Driver with TCON

Specification Preliminary

Version: V0.01 Document No.: ILI6126C_SPEC_V001.pdf

ILI TECHNOLOGY CORP. 8F, No. 38, Taiyuan St., Jhubei City, Hsinchu Country 302 Taiwan R.O.C. Tel.886-3-5600099; Fax.886-3-5670585 http://www.ilitek.com

1200-Output Channels TFT LCD SOURCE DRIVER WITH TCON ILI6126C

Page 2 of 55 Version: 0.01

Table of Contents

Section Page

1. Introduction.................................................................................................................................................... 3

2. Features ........................................................................................................................................................ 4

3. Block Diagram............................................................................................................................................... 5

4. Application Diagram ...................................................................................................................................... 6

5. Pad Sequence (Bump Side)........................................................................................................................ 15

6. Pin Descriptions .......................................................................................................................................... 16

7. Relationship between input data and output channels ............................................................................... 20

8. Display Data Input Timing ........................................................................................................................... 23

8.1. Vertical Input Timing ...................................................................................................................... 23

8.2. Horizontal Input Timing .................................................................................................................. 23

8.3. Timing Characteristic ..................................................................................................................... 24

9. Relationship between gamma correction and output voltage ..................................................................... 27

9.1. Gamma correction resistor ratio..................................................................................................... 29

9.2. Output Voltage VS Input Data........................................................................................................ 31

10. Power ON/OFF Sequence .......................................................................................................................... 35

10.1. Normal mode power on/ off............................................................................................................ 35

10.2. Standby ON/OFF Control............................................................................................................... 36

11. The BIST Patterns for Aging Mode Test...................................................................................................... 37

12. The Command Format for 3-line Serial Interface........................................................................................ 38

12.1. BIST & Mute Function .................................................................................................................... 39

12.2. Absolute Maximum Rating ............................................................................................................. 40

12.3. DC Electrical Characteristics.......................................................................................................... 40

12.4. AC Electrical Characteristics.......................................................................................................... 41

13. Timing.......................................................................................................................................................... 42

13.1. Parallel 24-bit RGB Mode ............................................................................................................. 42

13.2. Input Clock and Data Timing Diagram ........................................................................................... 42

14. Pad Arrangement and Coordination............................................................................................................ 45

15. Revision History .......................................................................................................................................... 55



1. Introduction

ILI6126 is a 1200-channel output source driver with TTL interface timing controller (TCON). ILI6126

supports Dual-Gate mode to extend source channel to achieve more various resolution applications.

The interface follows digital 24-bit parallel RGB input format. The TCON generates the 800x480,

800x600, 640x480, 400x240 resolutions and provides horizontal and vertical control timing to source driver

and gate driver. It also supports dithering feature, apply source driver with 6-bit DAC to perform 8-bit

resolution 256 gray scales. Operating parameters can be set via pin control for all control features. Since the

output circuit of this source driver incorporates an operational amplifier with low power dissipation, and

performs wide voltage supply range and small output deviation.

ILI6126 can be configured as dual-gate operation mode for reducing FPC amount and saving the cost.

With wide range of supply voltages and many pin control features make this chip mode suitable for various

applications.



2. Features

TCON Supports display resolution 800x480, 800x600, 640x480, 400x240

Supports digital 24-bit parallel RGB input mode

Supports to configure CABC block via 3-line SPI mode

Source output with 8-bit resolution for 256 gray scales (2-bit dithering)

Supports Dual-gate & Normal operation mode

Support Dual Gate Z/ inverse Z/ / Z+ scan inversion

Maximum Operation frequency: 50 MHz

Support different color filter cell layout type at Dual-gat mode.

Built-in internal gamma and support external gamma buffer

Supports stand-by mode for saving power consumption

Logic operation Voltage Level 2.7V to 3.6V

Support LED Backlight Enable Control Signal With CABC Function( CABC_PWM )

Normally white/black selection ( Control By NBWB Pin )

Display Mode: Single Gate 1Dot/1+2Dot inversion; Dual gate 2Dot inversiion

Support BIST & Mute Function

Source Driver 1200/960 channels output source driver for TFT LCD panel

Output dynamic range : 0.1V ~ AVDD-0.1V

Voltage deviation of outputs: 20mV

Power for source driver voltage (AVDD) : 6.5V ~ 13.5V

Others COG package

Supports CABC (Content Adaptive Brightness Control) function



3. Block Diagram

Source

Driver

1200CH

Gamma

Table

Gamma

Reference

Data

Decoder

TCON

AGNDAVDDGNDVDD

V1~V14

S[1200]

STBN_R/STBN_LSTV1_R/STV1_L

CLKIN

D0R[7:0]

D1G[7:0]

D2B[7:0]

STBYB

RSTB

SHLR

UPDN

RES[0]

HSD

VSD

DEN

DITHB

CLKPOL

BIST

MODE

S[1]

CABC

Block

CABC_EN [1:0]

SEL[0]

SCL

SDA

CSB

RES[1]

STV2_R/STV2_LCKV_R/CKV_LUD_R/UD_L

SEL[1]

CABC_PWM

REVOEV_R/OEV_L

F_CTRL_R/F_CTRL_LXON_R/XON_L

CFSEL

NBWB

VSET

DBGATE

GMA_EN



4. Application Diagram



Display areaTop view

960 (dot) X 960

(G2)

(G1)

S11

99

S12

00

480C

H

S1

S2

ILI5

960

Gout 3Gout 2Gout 1

Gout 960Gout 959Gout 958

SHIELD1SHILED2

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

(G480)

(G479)

(G2)

(G1)

(G480)

(G479)

(STVU)

(CKV)

(UD)

(OEV)

VGH

VGH

VCC

VCC

VEE

VEE

GND

GND

VCOM

VCOM

VSS

VEE

VDD

VGH

SEL

STVL

PASS

CPV

RL

OE

XON

MODE1MODE0

VSS

VEE

VDD

VGH

SEL

STVR

PASS

CPV

RL

OE

XON

MODE0MODE1

SHIELD185SHIELD186

480C

H

(G1)->Gout 960

R G BR G B

R G BR G B

R G BR G B

(G2)->Gout 959(G3)->Gout 958

(G4)->Gout 957(G5)->Gout 956

(G6)->Gout 955

R G BR G B(G959)->Gout 2

(G960)->Gout 1

S1 S2 S3

S11

98

S11

99

S12

00

ILI6126(TCON+SOURCE)

S72

1

S48

0

S1

S2

S3

F_CTRL_LSHIELDING[57]OEV_LSHIELDING[56]UD_LSHIELDING[55]CKV_LSHIELDING[54]STV1_LSHIELDING[53]STV2_LSHIELDING[52]STV1_LSHIELDING[51]TP[8]SHIELDING[50]STBN_LSHIELDING[49]TP[7]TP[6]

SHIE

LDIN

G[59]

COM2_T

COM2_T

SHIE

LDIN

G[58]

XON_L

XON_L

XON_R

XON_R

SHIE

LDIN

G[73]

COM1_T

COM1_T

SHIE

LDIN

G[72] F_CTRL_R

SHIELDING[74]OEV_R

SHIELDING[75]UD_R

SHIELDING[76]CKV_R

SHIELDING[77]STV1_R

SHIELDING[78]STV2_R

SHIELDING[79]STV1_R

SHIELDING[80]TP[9]

SHIELDING[81]STBN_R

SHIELDING[82]TP[10]TP[11]V

COM

AGND

V14

. . V2

V1 REV

BIS

T

AVDD

AGND

CABC_P

WM

GND

VDD

DBG

ATE

CSX

NBW

B

SCL

SEL[

1:0]

SDA

RES0

CABC_E

N[1

:0]

RES1

CFSEL

VSD

HSD

DEN

CLK

IN

D2B

[7:0

]

D1G

[7:0

]

D0R

[7:0

]

MODE

CLK

POL

DIT

HB

VSET

SHLR

UPDN

STB

YB

RSTB

VDD

GND

V14

. . V2

V1

VCO

M

VCO

M

VCO

M

GND

GND

VEE

VEE

VCC

VCC

VGG

VGG

VCO

M

AGND

REV

BIS

T

AVDD

AGND

CABC_P

WM

GND

VDD

DBGATE

CSX

NBW

B

SCL

SEL[

1:0]

SDA

RES0

CBAC_EN[1

:0]

RES1

CFS

EL

VSD

HSD

DEN

CLK

IN

D2B

[7:0

]

D1G

[7:0

]

D0R

[7:0

]

MODE

CLK

POL

DIT

HB

VSET

SHLR

UPDN

STBYB

RSTB

VDD

GND

V14

V13

:

V2

V1

VCO

M

(STVD)



R G B R G B R G B

Gout m

R G B

Gout (m-1)

R G B R G B R G B

Gout (m-2)

R G B

Gout (m-3)

R G B R G B R G B

Gout (m-4)

R G B

Gout (m-5)

R G B R G B R G BR G B

Gout 5

R G B R G B R G B

Gout 4

R G B

Gout 3

R G B R G B R G B

Gout 2

R G B

Gout 1

Gout 6

S1 S2 S3 S(n-2) S(n-1) SnGate IC at Module Right Side

Source IC

Gate

IC

R G B R G B R G B

Gout m

R G BGout (m-1)

R G B R G B R G B

Gout (m-2)

R G B

Gout (m-3)

R G B R G B R G B

Gout (m-4)

R G B

Gout (m-5)

R G B R G B R G BR G BGout 5

R G B R G B R G B

Gout 4

R G B

Gout 3

R G B R G B R G B

Gout 2

R G B

Gout 1

Gout 6

S1 S2 S3 S(n-2) S(n-1) SnGate IC at Module Right Side

Source IC

Ga

te I

C

Note: Gout1~Gount m Gate IC out channel. S1~Sn Source IC out channel.



Note: Gate driver scan and output sequence (ILI5602)



800(RGB) x 480 (Gate driver on right side) CFSEL UPDN Scan Direction Color Filter Mapping

L L G960G001 G960R L H G001G960 G001G

ILI5

960

G1

G960

UD

CKV

STVRSTVL

OEV

UD

CKV

PATH

PATH

STVL

ILI6126S1200

OEV

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

ILI5

960

G1

G960

UD

CKV

STVRSTVL

OEV

UD

CKV

PATH

PATH

STVL

ILI6126S1200

OEV

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

ILI5

960

G1

G960

UD

CKV

STVRSTVL

OEV

UD

CKV

PATH

PATH

STVL

ILI6126S1200

OEV

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

ILI5

960

G1

G960

UD

CKV

STVRSTVL

OEV

UD

CKV

PATH

PATH

STVL

ILI6126S1200

OEV

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

RES[1:0]=LL(800 X480)SHLR=L(S1200 S1)

UPDN=H(G1 G960)

RES[1:0]=L(L800 X480)

SHLR=H(S1 S1200)UPDN=H(G1 G960)

RES[1:0]=LL(800 X480)

SHLR=H(S1 S1200)UPDN=L(G960 G1)

RES[1:0]=LL(800 X480)

SHLR=L(S1200 S1)UPDN=L(G960 G1)

STVR

STVR

STVR

STVR



CFSEL UPDN Scan Direction Color Filter Mapping

L H G001G960 G001G L L G960G001 G960R

ILI6126S1200

G480

PATH

STVR

OE

UD

CKV

PATH

STVL

OEUD

CKVSTVRSTVL

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

ILI5960

G1

G960

S1

ILI6126

S1200OEUD

CKV

STVR

STVL

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

ILI6126

S1200

PATH

STV

R

OEV

UD

CKV

PATH

STV

L

OEV

UD

CKV

STVR

STVL

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

ILI6126S1200

OEV

UD

CKV

PATH

STV

L

OEV

UD

CKV

STVR

STVL

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

ILI5960

G1

G960

RES[1:0]=LL(800 X480)SHLR=H(S1 S1200)

UPDN=H(G1 G960)

ILI5960PATH

STV

R

G1

G960

OE

CKV

STVL

UD

PATH

RES[1:0]=LL(800 X480)SHLR=L(S1200 S1)

UPDN=H(G1 G960)

ILI5960PATH

STV

R

RES[1:0]=LL(800 X480)


RES[1:0]=LL(800 X480)SHLR=L(S1200 S1)UPDN=L(G480 G1)



CFSEL UPDN Scan Direction Color Filter Mapping H L G960G001 G960G H H G001G960 G001R

ILI5

960

G1

G960

UD

CKV

STVRSTVL

OE

V

UD

CKV

PATH

PATH

STVL

ILI6126S1200

OEV

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

ILI5

960

G1

G960

UD

CKV

STVRSTVL

OE

UD

CKV

PATH

PATH

STVL

ILI6126S1200

OEV

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

ILI5

960

G1

G960

UD

CKV

STVRSTVL

OE

V

UD

CKV

PATH

PATH

STVL

ILI6126S1200

OEV

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

ILI5

960

G1

G960

UD

CKV

STVRSTVL

OE

V

UD

CKV

PATH

PATH

STVL

ILI6126S1200

OEV

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

RES[1:0]=LL(800 X480)SHLR=L(S1200 S1)

UPDN=H(G1 G960)

RES[1:0]=LL(800 X480)

SHLR=H(S1 S1200)UPDN=H(G1 G960)

RES[1:0]=LL(800 X480)


RES[1:0]=LL(800 X480)

SHLR=L(S1200 S1)UPDN=L(G960 G1)

STVR

STVR

STVR

STVR

800(RGB) x 480 (Gate driver on left side)



CFSEL UPDN Scan Direction Color Filter Mapping

H H G001G960 G001R H L G960G001 G960G

ILI6126S1200

G480

PATH

STVR

OEV

UD

CKV

PATH

OEVUD

CKVSTVRSTVL

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

ILI5960

G1

G960

S1

ILI6126

S1200OEVUD

CKV

STV1

STV2

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

ILI6126

S1200

PATH

STV

R

OEV

UD

CKV

PATH

OEV

UD

CKV

STVR

STVL

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

ILI6126S1200

OEV

UD

CKV

PATH

OEV

UD

CKV

STVR

STVL

800RGB*480

(1,1)

(1,480)

(800,1)

(800, 480)

S1

ILI5960

G1

G960

RES[1:0]=LL(800 X480)SHLR=H(S1 S1200)

UPDN=H(G1 G960)

ILI5960PATH

STV

R

G1

G960

OEV

CKV

UD

PATH

RES[1:0]=LL(800 X480)SHLR=L(S1200 S1)

UPDN=H(G1 G960)

ILI5960PATH

STV

R

RES[1:0]=LL(800 X480)


RES[1:0]=LL(800 X480)SHLR=L(S1200 S1)UPDN=L(G480 G1)

STVL

STV

LSTV

L

STV

L



5. Pad Sequence (Bump Side)



6. Pin Descriptions Pin Name I/O Descriptions

CLKIN I Clock for input data. Data latched at rising/falling edge of this signal. Default is falling edge.

D0R[7:0] D1G[7:0] D2B[7:0]

I

Digital data input. Dx0 is LSB and Dx7 is MSB. D0[7:0] = R[7:0] data; D1[7:0] = G[7:0] data; D2[7:0]=B[7:0] data When 18-bit RGB interface (disable dithering function), please use Dx[7:2] as 6-bit input and connect Dx[1:0] to DGND.

HSD I Horizontal sync input in digital parallel RGB. Negative polarity.

VSD I Vertical sync input in digital parallel RGB. Negative polarity.

DEN I Input data enable control. When DE mode, active High to enable data input. Note: Normal pull low

MODE I

DE / SYNC mode select. MODE=L, for entering SYNC mode. MODE=H, for entering DE mode. Note: Normal pull high

NBWB I

Normally black / white panel selection

NBWB=H , normally white

NBWB=L , normally black

Note: Normal pull high

CFSEL I

Color Filter type selection. ( Only For Dual-Gate Type Control ) CFSEL=L: 1st Gate output start at R pixel

CFSEL=H: 1st Gate output start at G pixel Note: Normal pull low

GMA_EN I

internal Gamma enable

GMA_EN=H:disable

GMA_EN=L: enable

Note: Normal pull low

VSET I

Gamma Voltage input selection

L: 10 gamma voltage input

H: 14 gamma voltage input


CSB I SPI chip select

Note: Normal pull high

SCL I SPI clock Note: Normal pull high

SDA I/O SPI data Note: Normal pull high

RSTB I Hardware global reset. Low active. Note: Normal pull high

RES[1:0] I

Display resolution selection. RES[1:0]=00, for 800(RGB)x480 display resolution. RES[1:0]=01, for 800(RGB)x600 display resolution. RES[1:0]=10, for 640(RGB)x480 display resolution. RES[1:0]=11, for 400(RGB)x240 display resolution. Note: Normal pull LL

DITHB I

Dithering function enable control. DITHB=L, to enable internal dithering function. DITHB=H, to disable internal dithering function. Note: Normal pull high

CLKPOL I Input clock edge selection. CLKPOL=L, latch data at CLKIN falling edge. CLKPOL=H, latch data at CLKIN rising edge.



Pin Name I/O Descriptions


VR[14:1] VL[14:1]

P

Gamma correction reference voltage. These input voltages must be offered by user. The relationship between V1~V14 must be : When VSET=H AGND+0.1V



Pin Name I/O Descriptions

CKV_L/ CKV_R

O Gate Driver output control

STV1_L/ STV1_R


STV2_L/ STv2_R


OEV_L/ OEV_R


UD_L/ UD_R


XON_L/ XON_R


F_CTRL_L/ F_CTRL_R

O

Gate Driver output control This pin decides to inverse output sequence or not in odd or even frame.

Frame F_CTRL Odd L Even H

STBN_L/ STBN_R


TP[0] ~ TP[11] T Test pin for ILITEK only Float those pins for normal operation.

SHIELDING[1]~[85] -- IC shielding pads. Those pins are internally connected to AGND level. DASHD -- Data bus shielding pad. Those pins are internally connected to DGND level.

Note: I: Input, O: Output, P: Power, D: Dummy, S: Shorted line, M: Mark, PI: Power input, PO: Power output, T: Testing, SH: Shielding, I / O: Input / Output, PS: Power Setting, COM1 Pass line description:

Pass Line No: Pad Name 1 COM1_B COM1_T

2 COM2_B COM2_T T: Testing, SH: Shielding, I / O: Input / Output, PS: Power Setting, C: Capacitor pin. Value of wiring resistance to each pin The recommended wiring resistance values are shown below. The wiring resistance values affect the



current capacity of the power supply, so be sure to design using values that do not exceed those recommended

Pin Name Wiring resistance

value() Pin Name

Wiring resistance value()

VDD



7. Relationship between input data and output channels 1. DBGATE=0: Dual Gate Disable and Color Filter with Stripe Type.

(1) SHLR=1, right shift ( Default ) Note: Gout1~Gount m Gate IC out channel. S[1]~S[n] Source IC out channel

Output S[1] S[2] S[3] --- S[1198] S[1199] S[1200]

Order First data Last data Odd Line D0R[7]~D0R[0] D1G[7]~D1G[0] D2B[7]~D2B[0] --- D0R[7]~D0R[0] D1G[7]~D1G[0] D2B[7]~D2B[0] Even Line D0R[7]~D0R[0] D1G[7]~D1G[0] D2B[7]~D2B[0] --- D0R[7]~D0R[0] D1G[7]~D1G[0] D2B[7]~D2B[0]

(2) SHLR=0, left shift Output S[1] S[2] S[3] --- S[1198] S[1199] S[1200]

Order Last data First data Odd Line D0R[7]~D0R[0] D1G[7]~D1G[0] D2B[7]~D2B[0] --- D0R[7]~D0R[0] D1G[7]~D1G[0] D2B[7]~D2B[0] Even Line D0R[7]~D0R[0] D1G[7]~D1G[0] D2B[7]~D2B[0] --- D0R[7]~D0R[0] D1G[7]~D1G[0] D2B[7]~D2B[0] 2. DBGATE=1, CFSEL=L: Dual Gate Enable and Color Filter with Stripe Type.( Gate driver on right

side) (1) SHLR=1, right shift

Output S[1] S[2] S[3] --- S[1198] S[1199] S[1200]

Order First data Last data Gout m D0R[7]~D0R[0] D2B[7]~D2B[0] D1G[7]~D1G[0] --- D0R[7]~D0R[0] D2B[7]~D2B[0] D1G[7]~D1G[0]

Gout(m-1) D1G[7]~D1G[0] D0R[7]~D0R[0] D2B[7]~D2B[0] --- D1G[7]~D1G[0] D0R[7]~D0R[0] D2B[7]~D2B[0] Gout(m-2) D0R[7]~D0R[0] D2B[7]~D2B[0] D1G[7]~D1G[0] --- D0R[7]~D0R[0] D2B[7]~D2B[0] D1G[7]~D1G[0] Gout(m-3) D1G[7]~D1G[0] D0R[7]~D0R[0] D2B[7]~D2B[0] --- D1G[7]~D1G[0] D0R[7]~D0R[0] D2B[7]~D2B[0]

(2) SHLR=0, Left shift Output S[1] S[2] S[3] --- S[1198] S[1199] S[1200]

Order Last data First data Gout m D0R[7]~D0R[0] D2B[7]~D2B[0] D1G[7]~D1G[0] --- D0R[7]~D0R[0] D2B[7]~D2B[0] D1G[7]~D1G[0]

Gout(m-1) D1G[7]~D1G[0] D0R[7]~D0R[0] D2B[7]~D2B[0] --- D1G[7]~D1G[0] D0R[7]~D0R[0] D2B[7]~D2B[0] G(m-2) D0R[7]~D0R[0] D2B[7]~D2B[0] D1G[7]~D1G[0] --- D0R[7]~D0R[0] D2B[7]~D2B[0] D1G[7]~D1G[0] G(m-3) D1G[7]~D1G[0] D0R[7]~D0R[0] D2B[7]~D2B[0] --- D1G[7]~D1G[0] D0R[7]~D0R[0] D2B[7]~D2B[0]

Dot Polarity Inversion



ILI6126 supplies both of 2-dot and 1+2-dot inversion, the pixel polarity inversion was illustrated as below: Case1: DBGATE =L & SEL[0]=L With Normal mode at 1 Dot

Frame N

Frame N+1 Case2: DBGATE =L & SEL[0]=H With Normal Mode at 1+2 Dot

Frame N

Frame N+1

Case3: DBGATE =H at Gual-Gate Mode with 2-Dot Inversion



Frame N Frame N+1

S[1] S[2] S[3] S[1] S[2] S[3]



8. Display Data Input Timing 8.1. Vertical Input Timing

tvpw

VSD

HSD

DE

V. Back Porch (tvb) Active Area (tvd) V. Front Porch (tvfp)

Totale Area (tV)

8.2. Horizontal Input Timing



8.3. Timing Characteristic A. Resolution 800*480 A.1: HV Mode Horizontal input timing

Parameter Symbol Value Unit Note

Horizontal display area thd 800 DCLK Min. Typ. Max. --

DCLK frequency fclk - 33.3 50 MHz

1 Horizontal Line th 908 928 1010

HSD pulse width thpw 4 48 64

HSD Back Porch (Blanking) thb 20 40 84 thb+thpw=88 DCLK is fixed.

HSD Front Porch thfp 20 40 122

DCLK

Vertical input timing

Value Parameter Symbol

Min. Typ. Max. Unit Note

Vertical display area tvd 480 H

VSD period time tv 515 525 - H

VSD pulse width tvpw 1 3 31 H

VSD Back Porch (Blanking) tvb 1 29 31 H tvpw+tvb=32H Is fixed

VSD Front Porch tvfp 3 13 - H

A.2: DE Mode

Spec Parameter Symbol

Min. Typ. Max. Unit

CLK frequency fclk - 33.3 50 MHz

DE H period thpw+thb+thd+thfp = th 920 1000 1010 DCLK

DE H-Display Area thd 800 DCLK

DE H-Blanking th-thd 120 200 210 DCLK

DE V period tvpw+tvb+tvd+tvfp 500 512 - DCLK

DE V-Display Area tvd 480 th

DE V-Blanking tv-tvd 20 32 - th

B. Resolution 800*600 B.1: HV Mode Horizontal input timing


Horizontal display area thd 800 DCLK

Min. Typ. Max. -- DCLK frequency fclk

- 40 50 MHz

1 Horizontal Line th 908 1000 1010




DCLK





VSD period time tv 642 660 - H



VSD Front Porch tvfp 3 21 - H



B.2: DE Mode Spec

Parameter Symbol Min. Typ. Max.

Unit

CLK frequency fclk - 40 50 MHz







C. Resolution 640*480 C.1: HV Mode Horizontal input timing




- 24 50 MHz 1 Horizontal Line th 748 760 1010




DCLK





VSD period time tv 515 525 -- H



VSD Front Porch tvfp 3 13 -- H

C.2: DE Mode


Min. Typ. Max. Unit

CLK frequency fclk - 24 50 MHz









D. Resolution 400*240 D.1: HV Mode Horizontal input timing




-- 7.1 50 MHz

1 Horizontal Line th 508 520 1010 HSD pulse width thpw 4 40 64



DCLK





VSD period time tv 260 270 -- H



VSD Front Porch tvfp 3 13 -- H

D.2: DE Mode


Min. Typ. Max. Unit

CLK frequency fclk -- 7.1 50 MHz




DE V period tvpw+tvb+tvd+tvfp 260 272 -- DCLK


DE V-Blanking tv-tvd 20 32 -- th



9. Relationship between gamma correction and output voltage The output voltage is determined by the 6-bit digital input data, and the V1 ~ V14 gamma correction

reference voltage inputs. The figure in the following shows the relationship between the input data and the output voltage. Refer the next page for the relative values and voltage calculation method.

Gamma correction characteristic curve:

REV=L & NBWB = H ( Default ) ; VSET=L

REV=L & NBWB = L ; VSET=L

Note: AVDD-0.1V > V1 > V3 > V4 > V5 > V7; V8 >V10 > V11 > V12 > V14 > AGND+0.1V



REV=L & NBWB = H ( Default ) ; VSET=H

REV=L & NBWB = L ; VSET=H

Note: AVDD-0.1V > V1 >V2> V3 > V4 > V5>V6 > V7; V8 >V9>V10 > V11 > V12>V13 > V14 > AGND+0.1V

Input Data and Output Voltage Reference Table AVDD= 8.8V VSET=H

GAMMA V1 V2 V3 V4 V5 V6 V7 V8 V9 V10 V11 V12 V13 V14

AVDD Ratio 0.8085

*AVDD

0.7905

*AVDD

0.6896

*AVDD

0.6445

*AVDD

0.6096

*AVDD

0.5867

*AVDD

0.5496

*AVDD

0.38126

*AVDD

0.29906

*AVDD

0.24794

*AVDD

0.21378

*AVDD

0.16875

*AVDD

0.06778

*AVDD

0.0495

*AVDD

Voltage(V) 7.1148 6.9564 6.06848 5.6716 5.36448 5.16296 4.83648 3.355088 2.631728 2.181872 1.881264 1.485 0.596464 0.4356



9.1. Gamma correction resistor ratio NBWB=H REV=L( default ) VSET=L (V2,V6,V9,V13 disable)

V1/V14 Name Ratio

Name Ratio

V4/V11 R0 12.9 R32 1

R1 11.5 R33 1

R2 10 R34 1

R3 8.6 R35 1

R4 7.2 R36 1

R5 5.7 R37 1

R6 4.8 R38 1

R7 4 R39 1

R8 3.5 R40 1

R9 3 R41 1

R10 2.7 R42 1

R11 2.5 R43 1

R12 2.2 R44 1

R13 2.1 R45 1

R14 2 R46 1.1

V3/V12 R15 1.8 R47 1.1 V5/V10 R16 1.7 R48 1.1

R17 1.6 R49 1.1

R18 1.5 R50 1.1

R19 1.5 R51 1.2

R20 1.4 R52 1.3

R21 1.4 R53 1.3

R22 1.3 R54 1.4

R23 1.3 R55 1.6

R24 1.2 R56 1.7

R25 1.2 R57 1.9

R26 1.2 R58 2.2

R27 1.1 R59 2.6

R28 1.1 R60 3.2

R29 1.1 R61 5.6

R30 1.1 R62 44 V7/V8

V4/V11 R31 1 R63

Total

Ratio= 192.7

Ratio 1: 125ohm



NBWB=H REV=L( default ) VSET=H

V1/V14 Name Ratio

Name Ratio

V4/V11 V2/V13 R0 12.9 R32 1

R1 11.5 R33 1

R2 10 R34 1

R3 8.6 R35 1

R4 7.2 R36 1

R5 5.7 R37 1

R6 4.8 R38 1

R7 4 R39 1

R8 3.5 R40 1

R9 3 R41 1

R10 2.7 R42 1

R11 2.5 R43 1

R12 2.2 R44 1

R13 2.1 R45 1

R14 2 R46 1.1

V3/V12 R15 1.8 R47 1.1 V5/V10 R16 1.7 R48 1.1

R17 1.6 R49 1.1

R18 1.5 R50 1.1

R19 1.5 R51 1.2

R20 1.4 R52 1.3

R21 1.4 R53 1.3

R22 1.3 R54 1.4

R23 1.3 R55 1.6

R24 1.2 R56 1.7

R25 1.2 R57 1.9

R26 1.2 R58 2.2

R27 1.1 R59 2.6

R28 1.1 R60 3.2

R29 1.1 R61 5.6 V6/V9

R30 1.1 R62 44 V7/V8

V4/V11 R31 1 R63

Total

Ratio= 192.7

Ratio 1: 125ohm



9.2. Output Voltage VS Input Data REV = L & NBWB=H ; VSET=L

Data Positive polarity Output Voltage

Negative polarity Output Voltage



00H V1 V14 20H V4 V11

01H V3 + ( V1 V3 )X 71.6/84.5 V14+ ( V12 V14)X 12.9/84.5 21H V5 + (V4 V5) X 15.2/16.2 V11 + ( V10 V11) X 1/16.2



04H V3 + ( V1 V3 )X 41.5/84.5 V14+ ( V12 V14)X 43/84.5 24H V5 + (V4 V5) X 12.2/16.2 V11 + ( V10 V11) X 4/16.2






0AH V3 + ( V1 V3 )X 13.3/84.5 V14+ ( V12 V14)X 71.2/84.5 2AH V5 + (V4 V5) X 6.2/16.2 V11 + ( V10 V11) X 10/16.2

0BH V3 + ( V1 V3 )X 10.6/84.5 V14+ ( V12 V14)X 73.9/84.5 2BH V5 + (V4 V5) X 5.2/16.2 V11 + ( V10 V11) X 11/16.2

0CH V3 + ( V1 V3 )X 8.1/84.5 V14+ ( V12 V14)X 76.4/84.5 2CH V5 + (V4 V5) X 4.2/16.2 V11 + ( V10 V11) X 12/16.2

0DH V3 + ( V1 V3 )X 5.9/84.5 V14+ ( V12 V14)X 78.6/84.5 2DH V5 + (V4 V5) X 3.2/16.2 V11 + ( V10 V11) X 13/16.2

0EH V3 + ( V1 V3 )X 3.8/84.5 V14+ ( V12 V14)X 80.7/84.5 2EH V5 + (V4 V5) X 2.2/16.2 V11 + ( V10 V11) X 14/16.2

0FH V3 + ( V1 V3 )X 1.8/84.5 V14+ ( V12 V14)X 82.7/84.5 2FH V5 + (V4 V5) X 1.1/16.2 V11 + ( V10 V11) X 15.1/16.2

10H V3 V12 30H V5 V10

11H V4 + (V3 V4) X 19 / 20.7 V12 + ( V11 V12)X 1.7/20.7 31H V7 + (V5 V7) X 70.2/71.3 V10 + ( V8 V10) X 1.1/71.3

12H V4 + (V3 V4) X 17.4/20.7 V12 + ( V11 V12)X 3.3/20.7 32H V7 + (V5 V7) X 69.1/71.3 V10 + ( V8 V10) X 2.2/71.3

13H V4 + (V3 V4) X 15.9/20.7 V12 + ( V11 V12)X 4.8/20.7 33H V7 + (V5 V7) X 68/71.3 V10 + ( V8 V10) X 3.3/71.3


15H V4 + (V3 V4) X 13/20.7 V12 + ( V11 V12)X 7.7/20.7 35H V7 + (V5 V7) X 65.5/71.3 V10 + ( V8 V10) X 5.8/71.3





1AH V4 + (V3 V4) X 6.6/20.7 V12 + ( V11 V12)X 14.1/20.7 3AH V7 + (V5 V7) X 57.6/71.3 V10 + ( V8 V10) X 13.7/71.3

1BH V4 + (V3 V4) X 5.4/20.7 V12 + ( V11 V12)X 15.3/20.7 3BH V7 + (V5 V7) X 55.4/71.3 V10 + ( V8 V10) X 15.9/71.3

1CH V4 + (V3 V4) X 4.3/20.7 V12 + ( V11 V12)X 16.4/20.7 3CH V7 + (V5 V7) X 52.8/71.3 V10 + ( V8 V10) X 18.5/71.3

1DH V4 + (V3 V4) X 3.2/20.7 V12 + ( V11 V12)X 17.5/20.7 3DH V7 + (V5 V7) X 49.6/71.3 V10 + ( V8 V10) X 21.7/71.3

1EH V4 + (V3 V4) X 2.1/20.7 V12 + ( V11 V12)X 18.6/20.7 3EH V7 + (V5 V7) X 44/71.3 V10 + ( V8 V10) X 27.3/71.3

1FH V4 + (V3 V4) X 1/20.7 V12 + ( V11 V12)X 19.7/20.7 3FH V7 V8



REV = L & NBWB=L ; VSET=L





3FH V1 V14 1FH V4 V11




3BH V3 + ( V1 V3 )X 41.5/84.5 V14+ ( V12 V14)X 43/84.5 1BH V5 + (V4 V5) X 12.2/16.2 V11 + ( V10 V11) X 4/16.2











30H V3 + ( V1 V3 )X 1.8/84.5 V14+ ( V12 V14)X 82.7/84.5 10H V5 + (V4 V5) X 1.1/16.2 V11 + ( V10 V11) X 15.1/16.2

2FH V3 V12 0FH V5 V10

2EH V4 + (V3 V4) X 19 / 20.7 V12 + ( V11 V12)X 1.7/20.7 0EH V7 + (V5 V7) X 70.2/71.3 V10 + ( V8 V10) X 1.1/71.3


2CH V4 + (V3 V4) X 15.9/20.7 V12 + ( V11 V12)X 4.8/20.7 0CH V7 + (V5 V7) X 68/71.3 V10 + ( V8 V10) X 3.3/71.3


2AH V4 + (V3 V4) X 13/20.7 V12 + ( V11 V12)X 7.7/20.7 0AH V7 + (V5 V7) X 65.5/71.3 V10 + ( V8 V10) X 5.8/71.3










20H V4 + (V3 V4) X 1/20.7 V12 + ( V11 V12)X 19.7/20.7 00H V7 V8



REV = L& NBWB=H ; VSET=H





00H V1 V14 20H V4 V11

01H V2 V13 21H V5 + (V4 V5) X 15.2/16.2 V11 + ( V10 V11) X 1/16.2










0BH V3 + ( V2 V3 )X 10.6/71.6 V13+ ( V12 V13)X 61/71.6 2BH V5 + (V4 V5) X 5.2/16.2 V11 + ( V10 V11) X 11/16.2

0CH V3 + ( V2 V3 )X 8.1/71.6 V13+ ( V12 V13)X 63.5/71.6 2CH V5 + (V4 V5) X 4.2/16.2 V11 + ( V10 V11) X 12./16.2



0FH V3 + ( V2 V3 )X 1.8/71.6 V13+ ( V12 V13)X 69.8/71.6 2FH V5 + (V4 V5) X 1.1/16.2 V11 + ( V10 V11) X 15.1/16.2

10H V3 V12 30H V5 V10

11H V4 + (V3 V4) X 19 / 20.7 V12 + ( V11 V12)X 1.7/20.7 31H V6 + (V5 V6) X 26.2/27.3 V10 + ( V8 V10) X 1.1/27.3









1AH V4 + (V3 V4) X 6.6/20.7 V12 + ( V11 V12)X 14.1/20.7 3AH V6 + (V5 V6) X 13.6/27.3 V10 + ( V8 V10) X 13.7/27.3

+ 1BH V4 + (V3 V4) X 5.4/20.7 V12 + ( V11 V12)X 15.3/20.7 3BH V6 + (V5 V6) X 11.4/27.3 V10 + ( V8 V10) X 15.9/27.3

1CH V4 + (V3 V4) X 4.3/20.7 V12 + ( V11 V12)X 16.4/20.7 3CH V6 + (V5 V6) X 8.8/27.3 V10 + ( V8 V10) X 18.5/27.3


1EH V4 + (V3 V4) X 2.1/20.7 V12 + ( V11 V12)X 18.6/20.7 3EH V6 V7

1FH V4 + (V3 V4) X 1/20.7 V12 + ( V11 V12)X 19.7/20.7 3FH V7 V8

REV = L& NBWB=L VSET=H







3FH V1 V14 1FH V4 V11

3EH V2 V13 1EH V5 + (V4 V5) X 15.2/16.2 V11 + ( V10 V11) X 1/16.2



3BH V3 + ( V2 V3 )X 41.5/71.6 V13+ ( V12 V13)X 30.1/71.6 1BH V5 + (V4 V5) X 12.2/16.2 V11 + ( V10 V11) X 4/16.2








33H V3 + ( V2 V3 )X 8.1/71.6 V13+ ( V12 V13)X 63.5/71.6 13H V5 + (V4 V5) X 4.2/16.2 V11 + ( V10 V11) X 12./16.2



30H V3 + ( V2 V3 )X 1.8/71.6 V13+ ( V12 V13)X 69.8/71.6 10H V5 + (V4 V5) X 1.1/16.2 V11 + ( V10 V11) X 15.1/16.2

2FH V3 V12 0FH V5 V10

2EH V4 + (V3 V4) X 19 / 20.7 V12 + ( V11 V12)X 1.7/20.7 0EH V6 + (V5 V6) X 26.2/27.3 V10 + ( V8 V10) X 1.1/27.3


2CH V4 + (V3 V4) X 15.9/20.7 V12 + ( V11 V12)X 4.8/20.7 0CH V6 + (V5 V6) X 24/27.3 V10 + ( V8 V10) X 3.3/27.3


2AH V4 + (V3 V4) X 13/20.7 V12 + ( V11 V12)X 7.7/20.7 0AH V6 + (V5 V6) X 21.5/27.3 V10 + ( V8 V10) X 5.8/27.3









21H V4 + (V3 V4) X 2.1/20.7 V12 + ( V11 V12)X 18.6/20.7 01H V6 V7

20H V4 + (V3 V4) X 1/20.7 V12 + ( V11 V12)X 19.7/20.7 00H V7 V8



10. Power ON/OFF Sequence 10.1. Normal mode power on/ off To prevent the device damage from latch up, the power ON/OFF sequence shown below must be followed.

Power ON: VDD, DGND AVDD, AGND V1 to V14 Power OFF: V1 to V14 AVDD, AGND VDD, DGND

In order to prevent ILI6126 from power ON reset fail, the rising time (tPOR) of the digital power supply VDD should be maintained within given specifications. The power ON/OFF timing sequence is illustrated as below: REV=L & NBWB=H

REV=L & NBWB=L



10.2. Standby ON/OFF Control ILI6126 supports Standby mode for saving power consumption, the source driver will turn off and all

source output channel will be Hi-Z state when chip in Standby mode. The Standby mode can be controlled via STBYB pin and the Standby ON/FF timing sequence is illustrated as below: REV=L & NBWB=H

REV=L & NBWB=L



11. The BIST Patterns for Aging Mode Test ILI6126supports the function to generate BIST patterns for Aging mode test automatically. When external

BIST pin goes H level, then ILI6126 will leave Normal operation mode and starts to generate the BIST patterns to LCD panel without external clock signal, The BIST patterns is illustrated as below:

1 2 3 4 Red Green Blue Black

5 6 7 8

White Vertical 8-color stripe Horizontal 64-gray scale Vertical 64-gray scale

9 10 11 12

Gray with black block Gray with black dot Gray with black line Black with white frame



12. The Command Format for 3-line Serial Interface ILI6126 using the 3-line serial port as communication interface for all the commands and parameters of

CABC function. This 3-line serial communication can be bi-directional controlled by the R/W bit in address field. Under read mode, the 3-line engine in ILI6126 will return the data during Data phase. The returned data should be latched at the rising edge of SCL by external controller. Data in the Hi-Z phase will be ignored by 3-line engine during write operation, and should be ignored during read operation also. During read operation, external controller should float SDA pin under Hi-Z phase and Data phase. Each Read/Write operation should be exactly 17 bit. To prevent from incorrect setting of the internal register, any write operation with more or less than 17 bit data during a CSB Low period will be ignored by 3-line engine. The timing diagram of read/write operation is illustrated as below:

SDA

SCL

CSX

1

Read Operation

A7 A 6 A 5 A4 A 3 A2 A1 A0

R / W Command The Return Data from ILI 6126 Next Command

Hi - Z



12.1. BIST & Mute Function DE Mode:

Mode BIST Clock DE Function

H Enable Enable BIST Function

H OFF XXX BIST Function

H XXX OFF BIST Function

L Enable Enable Normal Operation

L OFF XXX Mute Function

H ( DE )

L XXX OFF N.A

SYNC Mode:

Mode BIST Clock VS HS Function

H Enable Enable Enable BIST Function

H OFF XXX XXX BIST Function

H XXX OFF XXX BIST Function

H XXX XXX OFF BIST Function

L Enable Enable Enable Normal Operation

L OFF XXX XXX Mute Function

L XXX OFF XXX N.A

L ( SYNC )

L XXX XXX OFF N.A

Note: A. XXX: Dont Care Input Signal Setting of Enable or Disable status B. OFF: Signal Open



12.2. Absolute Maximum Rating

*Comments Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposed to absolute maximum rating conditions for extended periods may affect device reliability.

12.3. DC Electrical Characteristics Note: VDD=2.7 ~ 3.6V, AVDD=6.5~13.5V, GND=AGND=0V, Ta=-20~+85

Parameter Symbol Min. Typ. Max. Unit Conditions

Low level input voltage Vil 0 - 0.3XVDD V For the digital circuit

High level input voltage Vih 0.7xVDD - VDD V For the digital circuit

Input leakage current Ii - - 1 uA For the digital circuit

High level output voltage Voh VDD-0.4 - - V Ioh= -400mA

Low level output voltage Vol - - GND+0.4 V Iol= +400mA

Pull low/high resistor Ri 50K 100K 200K ohm For the digital input pin @ VDD=3.3V

Digital Operation current Idd - 4 - mA Fclk=30 MHz, , FLD=32.65KHz , VDD=2.7V Digital Stand-by current Ist1 - 70 - ua Clock & all functions are stopped

Analog Operating Current Idda - 6 - mA No load, Fclk=30MHz, FLD=32.65KHz @ AVDD=13.5V,V1=12.5V, V14=0.1V

Analog Stand-by current Ist2 - 150 - ua No load, clock and all functions are stopped

Input level of V1 ~ V7 Vref1 0.4* AVDD - AVDD-1 V Gamma correction voltage input

Input level of V8 ~ V14 Vref2 0.1 - 0.6* AVDD V Gamma correction voltage input

Output Voltage deviation Vod1 - 20 35 mV Vo = AGND+0.1V ~ AGND+0.5V &

Vo = AVDD-0.5V ~ AVDD-0.1V Output Voltage deviation Vod2 - 15 20 mV Vo = AGND+0.5V ~ AVDD-0.5V

Output Voltage offset between Chips

Voc - - 20 mV Vo = AGND+0.5V ~ AVDD-0.5V

Dynamic Range of Output Vdr 0.1 - AVDD-0.1 V S1 ~ S1200

Sinking Current of Outputs IOLy 80 - - uA S1 ~ S1200; Vo=0.1V v.s 1.0V

, AVDD=13.5V

Driving Current of Outputs IOHy 80 - - uA S1 ~ S1200; Vo=13.4V v.s 12.5V

, AVDD=13.5V Resistance of Gamma Table Rg 0.7*Rn 1.0*Rn 1.3*Rn ohm Rn: Internal gamma resistor


Min. Typ. Max. Unit

Power supply voltage 1 VDD -0.5 -- +5.0 V

Power supply voltage 2 AVDD -0.5 -- +15 V

Operation temperature TOPR -20 -- +85 C

Storage temperature TSTG -55 -- +125 C



12.4. AC Electrical Characteristics Note: VDD=2.7V ~ 3.6V, AVDD=6.5V~13.5V, GND=AGND=0V, Ta=-20~+85 Parameter Symbol Min. Typ. Max. Unit Conditions

VDD Power On Slew rate TPOR - - 20 ms From 0V to 90% VDD

RSTB pulse width Trst 10 - - us CLKIN = 45MHz

CLKIN cycle time Tcph 20 ns

CLKIN pulse duty Tcwh 40 50 60 %

VSD setup time Tvst 8 - - ns

VSD hold time Tvhd 8 - - ns

HSD setup time Thst 8 - - ns

HSD hold time Thhd 8 - - ns

Data set-up time Tdsu 8 - - ns D0R[7:0], D1G[7:0], D2B[7:0] to CLKIN

Data hold time Tdhd 8 - - ns D0R[7:0], D1G[7:0], D2B[7:0] to CLKIN

DE setup time Tesu 8 - - ns

DE hold time Tehd 8 - - ns

Output stable time Tsst - - 6 us 10% to 90% target voltage. CL=120pF, R=10K ohm



13. Timing 13.1. Parallel 24-bit RGB Mode

( Note: VDD=2.7V ~ 3.6V, AVDD=6.5V~13.5V, GND=AGND=0V, Ta=-20~+85 )))) Parameter Symbol Min. Typ. Max. Unit Conditions

CLKIN Frequency Fclk - 33 50 MHz VDD = 2.7V ~3.6V

CLKIN Cycle Time Tclk 20 30 - ns

CLKIN Pulse Duty Tcwh 40 50 60 % Tclk

Time from HSD to Source Output Thso - 64 - CLKIN

Time from HSD to LD Thld - 64 - CLKIN

Time from HSD to STV Thstv - 2 - CLKIN

Time from HSD to CKV Thckv - 20 - CLKIN

Time from HSD to OEV Thoev - 4 - CLKIN

LD Pulse Width Twld - 10 - CLKIN

CKV Pulse Width Twckv - 66 - CLKIN

OEV Pulse Width Twoev - 92 - CLKIN

13.2. Input Clock and Data Timing Diagram

CLKIN

DATA

DEN

CLKIN

VSD

HSD

Tcph

Tcwl Tcwh

30%

70%

30%

30%

70%

30%

70%

30% 30%

Last

Last dataFirst data Second data

TdhdTdsu

Tesu70%

1 2

30%

30%

30% 30%

Thhd

Tvst Tvhd

Thst

30%

Th

Source output timing diagram



Spec

Parameter Symbol Min. Typ. Max.

Unit Conditions

SCL period TCK 60 -- -- ns

SCL high width TCKH 30 -- -- ns

SCL low width TCKL 30 -- -- ns

Data setup time TSU1 12 -- -- ns

Data hold time THD1 12 -- -- ns

CSB to SCL setup time TCS 20 -- -- ns

CSB to SDA hold time TCE 20 -- -- ns

CSB high pulse width TCD 50 -- -- ns



14. Pad Arrangement and Coordination

Symbol

Size

Symbol

Size

Symbol

Size

Symbol

Size

Symbol

Size

A1

110

B1

100

C1

70

D1

110

D6

450

A2

65

B2

30

C2

30

D2

17

D7

17

A3

20

B3

50

C3

20

D3

34

D8

47

A4

44

B4

30

C4

70

D4

30

A5

324

B5

168.5

C5

191.5

D5

50

Unit:um



number pad name x y number pad name x y number pad name x y 1 SHIELDING[84] -10922.5 -357 61 BIST -5822.5 -357 121 D2B[5] -722.5 -357 2 SHIELDING[85] -10837.5 -357 62 SHIELDING[19] -5737.5 -357 122 D2B[5] -637.5 -357 3 SHIELDING[1] -10752.5 -357 63 AVDD -5652.5 -357 123 D2B[4] -552.5 -357 4 COM1_B -10667.5 -357 64 AVDD -5567.5 -357 124 D2B[4] -467.5 -357 5 COM1_B -10582.5 -357 65 AVDD -5482.5 -357 125 DASHD[7] -382.5 -357 6 AGND -10497.5 -357 66 AVDD -5397.5 -357 126 D2B[3] -297.5 -357 7 AGND -10412.5 -357 67 SHIELDING[20] -5312.5 -357 127 D2B[3] -212.5 -357 8 AGND -10327.5 -357 68 AGND -5227.5 -357 128 D2B[2] -127.5 -357 9 AGND -10242.5 -357 69 AGND -5142.5 -357 129 D2B[2] -42.5 -357 10 TP[0] -10157.5 -357 70 AGND -5057.5 -357 130 DASHD[8] 42.5 -357 11 SHIELDING[2] -10072.5 -357 71 AGND -4972.5 -357 131 D2B[1] 127.5 -357 12 V1R -9987.5 -357 72 SHIELDING[21] -4887.5 -357 132 D2B[1] 212.5 -357 13 V1R -9902.5 -357 73 GND -4802.5 -357 133 D2B[0] 297.5 -357 14 SHIELDING[3] -9817.5 -357 74 GND -4717.5 -357 134 D2B[0] 382.5 -357 15 V2R -9732.5 -357 75 GND -4632.5 -357 135 DASHD[9] 467.5 -357 16 V2R -9647.5 -357 76 GND -4547.5 -357 136 D1G[7] 552.5 -357 17 SHIELDING[4] -9562.5 -357 77 SHIELDING[22] -4462.5 -357 137 D1G[7] 637.5 -357 18 V3R -9477.5 -357 78 CABC_PWM -4377.5 -357 138 D1G[6] 722.5 -357 19 V3R -9392.5 -357 79 CABC_PWM -4292.5 -357 139 D1G[6] 807.5 -357 20 SHIELDING[5] -9307.5 -357 80 SHIELDING[23] -4207.5 -357 140 DASHD[10] 892.5 -357 21 V4R -9222.5 -357 81 VDD -4122.5 -357 141 D1G[5] 977.5 -357 22 V4R -9137.5 -357 82 VDD -4037.5 -357 142 D1G[5] 1062.5 -357 23 SHIELDING[6] -9052.5 -357 83 VDD -3952.5 -357 143 D1G[4] 1147.5 -357 24 V5R -8967.5 -357 84 VDD -3867.5 -357 144 D1G[4] 1232.5 -357 25 V5R -8882.5 -357 85 SHIELDING[28] -3782.5 -357 145 DASHD[11] 1317.5 -357 26 SHIELDING[7] -8797.5 -357 86 DBGATE -3697.5 -357 146 D1G[3] 1402.5 -357 27 V6R -8712.5 -357 87 DBGATE -3612.5 -357 147 D1G[3] 1487.5 -357 28 V6R -8627.5 -357 88 CSX -3527.5 -357 148 D1G[2] 1572.5 -357 29 SHIELDING[8] -8542.5 -357 89 NBWB -3442.5 -357 149 D1G[2] 1657.5 -357 30 V7R -8457.5 -357 90 NBWB -3357.5 -357 150 DASHD[12] 1742.5 -357 31 V7R -8372.5 -357 91 SCL -3272.5 -357 151 D1G[1] 1827.5 -357 32 SHIELDING[9] -8287.5 -357 92 SEL[0] -3187.5 -357 152 D1G[1] 1912.5 -357 33 V8R -8202.5 -357 93 SEL[1] -3102.5 -357 153 D1G[0] 1997.5 -357 34 V8R -8117.5 -357 94 SDA -3017.5 -357 154 D1G[0] 2082.5 -357 35 SHIELDING[10] -8032.5 -357 95 RES[0] -2932.5 -357 155 DASHD[13] 2167.5 -357 36 V9R -7947.5 -357 96 RES[0] -2847.5 -357 156 D0R[7] 2252.5 -357 37 V9R -7862.5 -357 97 CABC_EN[0] -2762.5 -357 157 D0R[7] 2337.5 -357 38 SHIELDING[11] -7777.5 -357 98 CABC_EN[1] -2677.5 -357 158 D0R[6] 2422.5 -357 39 V10R -7692.5 -357 99 RES[1] -2592.5 -357 159 D0R[6] 2507.5 -357 40 V10R -7607.5 -357 100 RES[1] -2507.5 -357 160 DASHD[14] 2592.5 -357 41 SHIELDING[12] -7522.5 -357 101 CFSEL -2422.5 -357 161 D0R[5] 2677.5 -357 42 V11R -7437.5 -357 102 CFSEL -2337.5 -357 162 D0R[5] 2762.5 -357 43 V11R -7352.5 -357 103 DASHD[1] -2252.5 -357 163 D0R[4] 2847.5 -357 44 SHIELDING13] -7267.5 -357 104 VSD -2167.5 -357 164 D0R[4] 2932.5 -357 45 V12R -7182.5 -357 105 VSD -2082.5 -357 165 DASHD[15] 3017.5 -357 46 V12R -7097.5 -357 106 DASHD[2] -1997.5 -357 166 D0R[3] 3102.5 -357 47 SHIELDING[14] -7012.5 -357 107 HSD -1912.5 -357 167 D0R[3] 3187.5 -357 48 V13R -6927.5 -357 108 HSD -1827.5 -357 168 D0R[2] 3272.5 -357 49 V13R -6842.5 -357 109 DASHD[3] -1742.5 -357 169 D0R[2] 3357.5 -357 50 SHIELDING[15] -6757.5 -357 110 DEN -1657.5 -357 170 DASHD[16] 3442.5 -357 51 V14R -6672.5 -357 111 DEN -1572.5 -357 171 D0R[1] 3527.5 -357 52 V14R -6587.5 -357 112 DASHD[4] -1487.5 -357 172 D0R[1] 3612.5 -357 53 SHIELDING[16] -6502.5 -357 113 CLKIN -1402.5 -357 173 D0R[0] 3697.5 -357 54 TP[1] -6417.5 -357 114 CLKIN -1317.5 -357 174 D0R[0] 3782.5 -357 55 TP[2] -6332.5 -357 115 DASHD[5] -1232.5 -357 175 DASHD[17] 3867.5 -357 56 TP[3] -6247.5 -357 116 D2B[7] -1147.5 -357 176 SHIELDING[25] 3952.5 -357 57 SHIELDING[17] -6162.5 -357 117 D2B[7] -1062.5 -357 177 MODE 4037.5 -357 58 SHIELDING[18] -6077.5 -357 118 D2B[6] -977.5 -357 178 MODE 4122.5 -357 59 REV -5992.5 -357 119 D2B[6] -892.5 -357 179 CLKPOL 4207.5 -357 60 BIST -5907.5 -357 120 DASHD[6] -807.5 -357 180 CLKPOL 4292.5 -357



number pad name x y number Pad name X y number Pad name x y

181 SHIELDING[26] 4377.5 -357 241 V3L 9477.5 -357 301 S[17] 10348.5 217 182 DITHB 4462.5 -357 242 SHIELDING[42] 9562.5 -357 302 S[18] 10331.5 357 183 DITHB 4547.5 -357 243 V2L 9647.5 -357 303 S[19] 10314.5 77 184 VSET 4632.5 -357 244 V2L 9732.5 -357 304 S[20] 10297.5 217 185 SHLR 4717.5 -357 245 SHIELDING[43] 9817.5 -357 305 S[21] 10280.5 357 186 SHLR 4802.5 -357 246 V1L 9902.5 -357 306 S[22] 10263.5 77 187 SHIELDING[27] 4887.5 -357 247 V1L 9987.5 -357 307 S[23] 10246.5 217 188 UPDN 4972.5 -357 248 SHIELDING[44] 10072.5 -357 308 S[24] 10229.5 357 189 UPDN 5057.5 -357 249 AVDD 10157.5 -357 309 S[25] 10212.5 77 190 TP[4] 5142.5 -357 250 AVDD 10242.5 -357 310 S[26] 10195.5 217 191 STBYB 5227.5 -357 251 AVDD 10327.5 -357 311 S[27] 10178.5 357 192 STBYB 5312.5 -357 252 AVDD 10412.5 -357 312 S[28] 10161.5 77 193 TP[5] 5397.5 -357 253 SHIELDING[45] 10497.5 -357 313 S[29] 10144.5 217 194 RSTB 5482.5 -357 254 COM2_B 10582.5 -357 314 S[30] 10127.5 357 195 RSTB 5567.5 -357 255 COM2_B 10667.5 -357 315 S[31] 10110.5 77 196 SHIELDING[29] 5652.5 -357 256 SHIELDING[46] 10752.5 -357 316 S[32] 10093.5 217 197 VDD 5737.5 -357 257 SHIELDING[47] 10837.5 -357 317 S[33] 10076.5 357 198 VDD 5822.5 -357 258 SHIELDING[48] 10922.5 -357 318 S[34] 10059.5 77 199 VDD 5907.5 -357 259 TP[6] 11049 -363 319 S[35] 10042.5 217 200 VDD 5992.5 -357 260 TP[7] 11179 -323 320 S[36] 10025.5 357 201 GMA_EN 6077.5 -357 261 SHIELDING[49] 11049 -283 321 S[37] 10008.5 77 202 GND 6162.5 -357 262 STBN_L 11179 -243 322 S[38] 9991.5 217 203 GND 6247.5 -357 263 SHIELDING[50] 11049 -203 323 S[39] 9974.5 357 204 GND 6332.5 -357 264 TP[8] 11179 -163 324 S[40] 9957.5 77 205 GND 6417.5 -357 265 SHIELDING[51] 11049 -123 325 S[41] 9940.5 217 206 SHIELDING[30] 6502.5 -357 266 STV1_L 11179 -83 326 S[42] 9923.5 357 207 V14L 6587.5 -357 267 SHIELDING[52] 11049 -43 327 S[43] 9906.5 77 208 V14L 6672.5 -357 268 STV2_L 11179 -3 328 S[44] 9889.5 217 209 SHIELDING[31] 6757.5 -357 269 SHIELDING[53] 11049 37 329 S[45] 9872.5 357 210 V13L 6842.5 -357 270 STV1_L 11179 77 330 S[46] 9855.5 77 211 V13L 6927.5 -357 271 SHIELDING[54] 11049 117 331 S[47] 9838.5 217 212 SHIELDING[32] 7012.5 -357 272 CKV_L 11179 157 332 S[48] 9821.5 357 213 V12L 7097.5 -357 273 SHIELDING[55] 11049 197 333 S[49] 9804.5 77 214 V12L 7182.5 -357 274 UD_L 11179 237 334 S[50] 9787.5 217 215 SHIELDING[33] 7267.5 -357 275 SHIELDING[56] 11049 277 335 S[51] 9770.5 357 216 V11L 7352.5 -357 276 OEV_L 11179 317 336 S[52] 9753.5 77 217 V11L 7437.5 -357 277 SHIELDING[57] 11049 357 337 S[53] 9736.5 217 218 SHIELDING[34] 7522.5 -357 278 F_CTRL_L 11179 397 338 S[54] 9719.5 357 219 V10L 7607.5 -357 279 XON_L 10914 377 339 S[55] 9702.5 77 220 V10L 7692.5 -357 280 XON_L 10864 377 340 S[56] 9685.5 217 221 SHIELDING[35] 7777.5 -357 281 SHIELDING[58] 10814 377 341 S[57] 9668.5 357 222 V9L 7862.5 -357 282 COM2_T 10764 377 342 S[58] 9651.5 77 223 V9L 7947.5 -357 283 COM2_T 10714 377 343 S[59] 9634.5 217 224 SHIELDING[36] 8032.5 -357 284 SHIELDING[59] 10664 377 344 S[60] 9617.5 357 225 V8L 8117.5 -357 285 S[1] 10620.5 77 345 S[61] 9600.5 77 226 V8L 8202.5 -357 286 S[2] 10603.5 217 346 S[62] 9583.5 217 227 SHIELDING[37] 8287.5 -357 287 S[3] 10586.5 357 347 S[63] 9566.5 357 228 V7L 8372.5 -357 288 S[4] 10569.5 77 348 S[64] 9549.5 77 229 V7L 8457.5 -357 289 S[5] 10552.5 217 349 S[65] 9532.5 217 230 SHIELDING[38] 8542.5 -357 290 S[6] 10535.5 357 350 S[66] 9515.5 357 231 V6L 8627.5 -357 291 S[7] 10518.5 77 351 S[67] 9498.5 77 232 V6L 8712.5 -357 292 S[8] 10501.5 217 352 S[68] 9481.5 217 233 SHIELDING[39] 8797.5 -357 293 S[9] 10484.5 357 353 S[69] 9464.5 357 234 V5L 8882.5 -357 294 S[10] 10467.5 77 354 S[70] 9447.5 77 235 V5L 8967.5 -357 295 S[11] 10450.5 217 355 S[71] 9430.5 217 236 SHIELDING[40] 9052.5 -357 296 S[12] 10433.5 357 356 S[72] 9413.5 357 237 V4L 9137.5 -357 297 S[13] 10416.5 77 357 S[73] 9396.5 77 238 V4L 9222.5 -357 298 S[14] 10399.5 217 358 S[74] 9379.5 217 239 SHIELDING[41] 9307.5 -357 299 S[15] 10382.5 357 359 S[75] 9362.5 357 240 V3L 9392.5 -357 300 S[16] 10365.5 77 360 S[76] 9345.5 77



number pad name x y number pad name x y number pad name x y

361 S[77] 9328.5 217 421 S[137] 8308.5 217 481 S[197] 7288.5 217 362 S[78] 9311.5 357 422 S[138] 8291.5 357 482 S[198] 7271.5 357 363 S[79] 9294.5 77 423 S[139] 8274.5 77 483 S[199] 7254.5 77 364 S[80] 9277.5 217 424 S[140] 8257.5 217 484 S[200] 7237.5 217 365 S[81] 9260.5 357 425 S[141] 8240.5 357 485 S[201] 7220.5 357 366 S[82] 9243.5 77 426 S[142] 8223.5 77 486 S[202] 7203.5 77 367 S[83] 9226.5 217 427 S[143] 8206.5 217 487 S[203] 7186.5 217 368 S[84] 9209.5 357 428 S[144] 8189.5 357 488 S[204] 7169.5 357 369 S[85] 9192.5 77 429 S[145] 8172.5 77 489 S[205] 7152.5 77 370 S[86] 9175.5 217 430 S[146] 8155.5 217 490 S[206] 7135.5 217 371 S[87] 9158.5 357 431 S[147] 8138.5 357 491 S[207] 7118.5 357 372 S[88] 9141.5 77 432 S[148] 8121.5 77 492 S[208] 7101.5 77 373 S[89] 9124.5 217 433 S[149] 8104.5 217 493 S[209] 7084.5 217 374 S[90] 9107.5 357 434 S[150] 8087.5 357 494 S[210] 7067.5 357 375 S[91] 9090.5 77 435 S[151] 8070.5 77 495 S[211] 7050.5 77 376 S[92] 9073.5 217 436 S[152] 8053.5 217 496 S[212] 7033.5 217 377 S[93] 9056.5 357 437 S[153] 8036.5 357 497 S[213] 7016.5 357 378 S[94] 9039.5 77 438 S[154] 8019.5 77 498 S[214] 6999.5 77 379 S[95] 9022.5 217 439 S[155] 8002.5 217 499 S[215] 6982.5 217 380 S[96] 9005.5 357 440 S[156] 7985.5 357 500 S[216] 6965.5 357 381 S[97] 8988.5 77 441 S[157] 7968.5 77 501 S[217] 6948.5 77 382 S[98] 8971.5 217 442 S[158] 7951.5 217 502 S[218] 6931.5 217 383 S[99] 8954.5 357 443 S[159] 7934.5 357 503 S[219] 6914.5 357 384 S[100] 8937.5 77 444 S[160] 7917.5 77 504 S[220] 6897.5 77 385 S[101] 8920.5 217 445 S[161] 7900.5 217 505 S[221] 6880.5 217 386 S[102] 8903.5 357 446 S[162] 7883.5 357 506 S[222] 6863.5 357 387 S[103] 8886.5 77 447 S[163] 7866.5 77 507 S[223] 6846.5 77 388 S[104] 8869.5 217 448 S[164] 7849.5 217 508 S[224] 6829.5 217 389 S[105] 8852.5 357 449 S[165] 7832.5 357 509 S[225] 6812.5 357 390 S[106] 8835.5 77 450 S[166] 7815.5 77 510 S[226] 6795.5 77 391 S[107] 8818.5 217 451 S[167] 7798.5 217 511 S[227] 6778.5 217 392 S[108] 8801.5 357 452 S[168] 7781.5 357 512 S[228] 6761.5 357 393 S[109] 8784.5 77 453 S[169] 7764.5 77 513 S[229] 6744.5 77 394 S[110] 8767.5 217 454 S[170] 7747.5 217 514 S[230] 6727.5 217 395 S[111] 8750.5 357 455 S[171] 7730.5 357 515 S[231] 6710.5 357 396 S[112] 8733.5 77 456 S[172] 7713.5 77 516 S[232] 6693.5 77 397 S[113] 8716.5 217 457 S[173] 7696.5 217 517 S[233] 6676.5 217 398 S[114] 8699.5 357 458 S[174] 7679.5 357 518 S[234] 6659.5 357 399 S[115] 8682.5 77 459 S[175] 7662.5 77 519 S[235] 6642.5 77 400 S[116] 8665.5 217 460 S[176] 7645.5 217 520 S[236] 6625.5 217 401 S[117] 8648.5 357 461 S[177] 7628.5 357 521 S[237] 6608.5 357 402 S[118] 8631.5 77 462 S[178] 7611.5 77 522 S[238] 6591.5 77 403 S[119] 8614.5 217 463 S[179] 7594.5 217 523 S[239] 6574.5 217 404 S[120] 8597.5 357 464 S[180] 7577.5 357 524 S[240] 6557.5 357 405 S[121] 8580.5 77 465 S[181] 7560.5 77 525 S[241] 6540.5 77 406 S[122] 8563.5 217 466 S[182] 7543.5 217 526 S[242] 6523.5 217 407 S[123] 8546.5 357 467 S[183] 7526.5 357 527 S[243] 6506.5 357 408 S[124] 8529.5 77 468 S[184] 7509.5 77 528 S[244] 6489.5 77 409 S[125] 8512.5 217 469 S[185] 7492.5 217 529 S[245] 6472.5 217 410 S[126] 8495.5 357 470 S[186] 7475.5 357 530 S[246] 6455.5 357 411 S[127] 8478.5 77 471 S[187] 7458.5 77 531 S[247] 6438.5 77 412 S[128] 8461.5 217 472 S[188] 7441.5 217 532 S[248] 6421.5 217 413 S[129] 8444.5 357 473 S[189] 7424.5 357 533 S[249] 6404.5 357 414 S[130] 8427.5 77 474 S[190] 7407.5 77 534 S[250] 6387.5 77 415 S[131] 8410.5 217 475 S[191] 7390.5 217 535 S[251] 6370.5 217 416 S[132] 8393.5 357 476 S[192] 7373.5 357 536 S[252] 6353.5 357 417 S[133] 8376.5 77 477 S[193] 7356.5 77 537 S[253] 6336.5 77 418 S[134] 8359.5 217 478 S[194] 7339.5 217 538 S[254] 6319.5 217 419 S[135] 8342.5 357 479 S[195] 7322.5 357 539 S[255] 6302.5 357 420 S[136] 8325.5 77 480 S[196] 7305.5 77 540 S[256] 6285.5 77




541 S[257] 6268.5 217 601 S[317] 5248.5 217 661 S[377] 4228.5 217 542 S[258] 6251.5 357 602 S[318] 5231.5 357 662 S[378] 4211.5 357 543 S[259] 6234.5 77 603 S[319] 5214.5 77 663 S[379] 4194.5 77 544 S[260] 6217.5 217 604 S[320] 5197.5 217 664 S[380] 4177.5 217 545 S[261] 6200.5 357 605 S[321] 5180.5 357 665 S[381] 4160.5 357 546 S[262] 6183.5 77 606 S[322] 5163.5 77 666 S[382] 4143.5 77 547 S[263] 6166.5 217 607 S[323] 5146.5 217 667 S[383] 4126.5 217 548 S[264] 6149.5 357 608 S[324] 5129.5 357 668 S[384] 4109.5 357 549 S[265] 6132.5 77 609 S[325] 5112.5 77 669 S[385] 4092.5 77 550 S[266] 6115.5 217 610 S[326] 5095.5 217 670 S[386] 4075.5 217 551 S[267] 6098.5 357 611 S[327] 5078.5 357 671 S[387] 4058.5 357 552 S[268] 6081.5 77 612 S[328] 5061.5 77 672 S[388] 4041.5 77 553 S[269] 6064.5 217 613 S[329] 5044.5 217 673 S[389] 4024.5 217 554 S[270] 6047.5 357 614 S[330] 5027.5 357 674 S[390] 4007.5 357 555 S[271] 6030.5 77 615 S[331] 5010.5 77 675 S[391] 3990.5 77 556 S[272] 6013.5 217 616 S[332] 4993.5 217 676 S[392] 3973.5 217 557 S[273] 5996.5 357 617 S[333] 4976.5 357 677 S[393] 3956.5 357 558 S[274] 5979.5 77 618 S[334] 4959.5 77 678 S[394] 3939.5 77 559 S[275] 5962.5 217 619 S[335] 4942.5 217 679 S[395] 3922.5 217 560 S[276] 5945.5 357 620 S[336] 4925.5 357 680 S[396] 3905.5 357 561 S[277] 5928.5 77 621 S[337] 4908.5 77 681 S[397] 3888.5 77 562 S[278] 5911.5 217 622 S[338] 4891.5 217 682 S[398] 3871.5 217 563 S[279] 5894.5 357 623 S[339] 4874.5 357 683 S[399] 3854.5 357 564 S[280] 5877.5 77 624 S[340] 4857.5 77 684 S[400] 3837.5 77 565 S[281] 5860.5 217 625 S[341] 4840.5 217 685 S[401] 3820.5 217 566 S[282] 5843.5 357 626 S[342] 4823.5 357 686 S[402] 3803.5 357 567 S[283] 5826.5 77 627 S[343] 4806.5 77 687 S[403] 3786.5 77 568 S[284] 5809.5 217 628 S[344] 4789.5 217 688 S[404] 3769.5 217 569 S[285] 5792.5 357 629 S[345] 4772.5 357 689 S[405] 3752.5 357 570 S[286] 5775.5 77 630 S[346] 4755.5 77 690 S[406] 3735.5 77 571 S[287] 5758.5 217 631 S[347] 4738.5 217 691 S[407] 3718.5 217 572 S[288] 5741.5 357 632 S[348] 4721.5 357 692 S[408] 3701.5 357 573 S[289] 5724.5 77 633 S[349] 4704.5 77 693 S[409] 3684.5 77 574 S[290] 5707.5 217 634 S[350] 4687.5 217 694 S[410] 3667.5 217 575 S[291] 5690.5 357 635 S[351] 4670.5 357 695 S[411] 3650.5 357 576 S[292] 5673.5 77 636 S[352] 4653.5 77 696 S[412] 3633.5 77 577 S[293] 5656.5 217 637 S[353] 4636.5 217 697 S[413] 3616.5 217 578 S[294] 5639.5 357 638 S[354] 4619.5 357 698 S[414] 3599.5 357 579 S[295] 5622.5 77 639 S[355] 4602.5 77 699 S[415] 3582.5 77 580 S[296] 5605.5 217 640 S[356] 4585.5 217 700 S[416] 3565.5 217 581 S[297] 5588.5 357 641 S[357] 4568.5 357 701 S[417] 3548.5 357 582 S[298] 5571.5 77 642 S[358] 4551.5 77 702 S[418] 3531.5 77 583 S[299] 5554.5 217 643 S[359] 4534.5 217 703 S[419] 3514.5 217 584 S[300] 5537.5 357 644 S[360] 4517.5 357 704 S[420] 3497.5 357 585 S[301] 5520.5 77 645 S[361] 4500.5 77 705 S[421] 3480.5 77 586 S[302] 5503.5 217 646 S[362] 4483.5 217 706 S[422] 3463.5 217 587 S[303] 5486.5 357 647 S[363] 4466.5 357 707 S[423] 3446.5 357 588 S[304] 5469.5 77 648 S[364] 4449.5 77 708 S[424] 3429.5 77 589 S[305] 5452.5 217 649 S[365] 4432.5 217 709 S[425] 3412.5 217 590 S[306] 5435.5 357 650 S[366] 4415.5 357 710 S[426] 3395.5 357 591 S[307] 5418.5 77 651 S[367] 4398.5 77 711 S[427] 3378.5 77 592 S[308] 5401.5 217 652 S[368] 4381.5 217 712 S[428] 3361.5 217 593 S[309] 5384.5 357 653 S[369] 4364.5 357 713 S[429] 3344.5 357 594 S[310] 5367.5 77 654 S[370] 4347.5 77 714 S[430] 3327.5 77 595 S[311] 5350.5 217 655 S[371] 4330.5 217 715 S[431] 3310.5 217 596 S[312] 5333.5 357 656 S[372] 4313.5 357 716 S[432] 3293.5 357 597 S[313] 5316.5 77 657 S[373] 4296.5 77 717 S[433] 3276.5 77 598 S[314] 5299.5 217 658 S[374] 4279.5 217 718 S[434] 3259.5 217 599 S[315] 5282.5 357 659 S[375] 4262.5 357 719 S[435] 3242.5 357 600 S[316] 5265.5 77 660 S[376] 4245.5 77 720 S[436] 3225.5 77




721 S[437] 3208.5 217 781 S[497] 2188.5 217 841 S[557] 1168.5 217 722 S[438] 3191.5 357 782 S[498] 2171.5 357 842 S[558] 1151.5 357 723 S[439] 3174.5 77 783 S[499] 2154.5 77 843 S[559] 1134.5 77 724 S[440] 3157.5 217 784 S[500] 2137.5 217 844 S[560] 1117.5 217 725 S[441] 3140.5 357 785 S[501] 2120.5 357 845 S[561] 1100.5 357 726 S[442] 3123.5 77 786 S[502] 2103.5 77 846 S[562] 1083.5 77 727 S[443] 3106.5 217 787 S[503] 2086.5 217 847 S[563] 1066.5 217 728 S[444] 3089.5 357 788 S[504] 2069.5 357 848 S[564] 1049.5 357 729 S[445] 3072.5 77 789 S[505] 2052.5 77 849 S[565] 1032.5 77 730 S[446] 3055.5 217 790 S[506] 2035.5 217 850 S[566] 1015.5 217 731 S[447] 3038.5 357 791 S[507] 2018.5 357 851 S[567] 998.5 357 732 S[448] 3021.5 77 792 S[508] 2001.5 77 852 S[568] 981.5 77 733 S[449] 3004.5 217 793 S[509] 1984.5 217 853 S[569] 964.5 217 734 S[450] 2987.5 357 794 S[510] 1967.5 357 854 S[570] 947.5 357 735 S[451] 2970.5 77 795 S[511] 1950.5 77 855 S[571] 930.5 77 736 S[452] 2953.5 217 796 S[512] 1933.5 217 856 S[572] 913.5 217 737 S[453] 2936.5 357 797 S[513] 1916.5 357 857 S[573] 896.5 357 738 S[454] 2919.5 77 798 S[514] 1899.5 77 858 S[574] 879.5 77 739 S[455] 2902.5 217 799 S[515] 1882.5 217 859 S[575] 862.5 217 740 S[456] 2885.5 357 800 S[516] 1865.5 357 860 S[576] 845.5 357 741 S[457] 2868.5 77 801 S[517] 1848.5 77 861 S[577] 828.5 77 742 S[458] 2851.5 217 802 S[518] 1831.5 217 862 S[578] 811.5 217 743 S[459] 2834.5 357 803 S[519] 1814.5 357 863 S[579] 794.5 357 744 S[460] 2817.5 77 804 S[520] 1797.5 77 864 S[580] 777.5 77 745 S[461] 2800.5 217 805 S[521] 1780.5 217 865 S[581] 760.5 217 746 S[462] 2783.5 357 806 S[522] 1763.5 357 866 S[582] 743.5 357 747 S[463] 2766.5 77 807 S[523] 1746.5 77 867 S[583] 726.5 77 748 S[464] 2749.5 217 808 S[524] 1729.5 217 868 S[584] 709.5 217 749 S[465] 2732.5 357 809 S[525] 1712.5 357 869 S[585] 692.5 357 750 S[466] 2715.5 77 810 S[526] 1695.5 77 870 S[586] 675.5 77 751 S[467] 2698.5 217 811 S[527] 1678.5 217 871 S[587] 658.5 217 752 S[468] 2681.5 357 812 S[528] 1661.5 357 872 S[588] 641.5 357 753 S[469] 2664.5 77 813 S[529] 1644.5 77 873 S[589] 624.5 77 754 S[470] 2647.5 217 814 S[530] 1627.5 217 874 S[590] 607.5 217 755 S[471] 2630.5 357 815 S[531] 1610.5 357 875 S[591] 590.5 357 756 S[472] 2613.5 77 816 S[532] 1593.5 77 876 S[592] 573.5 77 757 S[473] 2596.5 217 817 S[533] 1576.5 217 877 S[593] 556.5 217 758 S[474] 2579.5 357 818 S[534] 1559.5 357 878 S[594] 539.5 357 759 S[475] 2562.5 77 819 S[535] 1542.5 77 879 S[595] 522.5 77 760 S[476] 2545.5 217 820 S[536] 1525.5 217 880 S[596] 505.5 217 761 S[477] 2528.5 357 821 S[537] 1508.5 357 881 S[597] 488.5 357 762 S[478] 2511.5 77 822 S[538] 1491.5 77 882 S[598] 471.5 77 763 S[479] 2494.5 217 823 S[539] 1474.5 217 883 S[599] 454.5 217 764 S[480] 2477.5 357 824 S[540] 1457.5 357 884 S[600] 437.5 357 765 S[481] 2460.5 77 825 S[541] 1440.5 77 885 SHIELDING[60] 403.5 357 766 S[482] 2443.5 217 826 S[542] 1423.5 217 886 SHIELDING[61] 369.5 357 767 S[483] 2426.5 357 827 S[543] 1406.5 357 887 SHIELDING[62] 335.5 357 768 S[484] 2409.5 77 828 S[544] 1389.5 77 888 SHIELDING[63] 301.5 357 769 S[485] 2392.5 217 829 S[545] 1372.5 217 889 SHIELDING[64] 267.5 357 770 S[486] 2375.5 357 830 S[546] 1355.5 357 890 SHIELDING[65] 233.5 357 771 S[487] 2358.5 77 831 S[547] 1338.5 77 891 SHIELDING[66] -233.5 357 772 S[488] 2341.5 217 832 S[548] 1321.5 217 892 SHIELDING[67] -267.5 357 773 S[489] 2324.5 357 833 S[549] 1304.5 357 893 SHIELDING[68] -301.5 357 774 S[490] 2307.5 77 834 S[550] 1287.5 77 894 SHIELDING[69] -335.5 357 775 S[491] 2290.5 217 835 S[551] 1270.5 217 895 SHIELDING[70] -369.5 357 776 S[492] 2273.5 357 836 S[552] 1253.5 357 896 SHIELDING[71] -403.5 357 777 S[493] 2256.5 77 837 S[553] 1236.5 77 897 S[601] -437.5 357 778 S[494] 2239.5 217 838 S[554] 1219.5 217 898 S[602] -454.5 217 779 S[495] 2222.5 357 839 S[555] 1202.5 357 899 S[603] -471.5 77 780 S[496] 2205.5 77 840 S[556] 1185.5 77 900 S[604] -488.5 357




901 S[605] -505.5 217 961 S[665] -1525.5 217 1021 S[725] -2545.5 217 902 S[606] -522.5 77 962 S[666] -1542.5 77 1022 S[726] -2562.5 77 903 S[607] -539.5 357 963 S[667] -1559.5 357 1023 S[727] -2579.5 357 904 S[608] -556.5 217 964 S[668] -1576.5 217 1024 S[728] -2596.5 217 905 S[609] -573.5 77 965 S[669] -1593.5 77 1025 S[729] -2613.5 77 906 S[610] -590.5 357 966 S[670] -1610.5 357 1026 S[730] -2630.5 357 907 S[611] -607.5 217 967 S[671] -1627.5 217 1027 S[731] -2647.5 217 908 S[612] -624.5 77 968 S[672] -1644.5 77 1028 S[732] -2664.5 77 909 S[613] -641.5 357 969 S[673] -1661.5 357 1029 S[733] -2681.5 357 910 S[614] -658.5 217 970 S[674] -1678.5 217 1030 S[734] -2698.5 217 911 S[615] -675.5 77 971 S[675] -1695.5 77 1031 S[735] -2715.5 77 912 S[616] -692.5 357 972 S[676] -1712.5 357 1032 S[736] -2732.5 357 913 S[617] -709.5 217 973 S[677] -1729.5 217 1033 S[737] -2749.5 217 914 S[618] -726.5 77 974 S[678] -1746.5 77 1034 S[738] -2766.5 77 915 S[619] -743.5 357 975 S[679] -1763.5 357 1035 S[739] -2783.5 357 916 S[620] -760.5 217 976 S[680] -1780.5 217 1036 S[740] -2800.5 217 917 S[621] -777.5 77 977 S[681] -1797.5 77 1037 S[741] -2817.5 77 918 S[622] -794.5 357 978 S[682] -1814.5 357 1038 S[742] -2834.5 357 919 S[623] -811.5 217 979 S[683] -1831.5 217 1039 S[743] -2851.5 217 920 S[624] -828.5 77 980 S[684] -1848.5 77 1040 S[744] -2868.5 77 921 S[625] -845.5 357 981 S[685] -1865.5 357 1041 S[745] -2885.5 357 922 S[626] -862.5 217 982 S[686] -1882.5 217 1042 S[746] -2902.5 217 923 S[627] -879.5 77 983 S[687] -1899.5 77 1043 S[747] -2919.5 77 924 S[628] -896.5 357 984 S[688] -1916.5 357 1044 S[748] -2936.5 357 925 S[629] -913.5 217 985 S[689] -1933.5 217 1045 S[749] -2953.5 217 926 S[630] -930.5 77 986 S[690] -1950.5 77 1046 S[750] -2970.5 77 927 S[631] -947.5 357 987 S[691] -1967.5 357 1047 S[751] -2987.5 357 928 S[632] -964.5 217 988 S[692] -1984.5 217 1048 S[752] -3004.5 217 929 S[633] -981.5 77 989 S[693] -2001.5 77 1049 S[753] -3021.5 77 930 S[634] -998.5 357 990 S[694] -2018.5 357 1050 S[754] -3038.5 357 931 S[635] -1015.5 217 991 S[695] -2035.5 217 1051 S[755] -3055.5 217 932 S[636] -1032.5 77 992 S[696] -2052.5 77 1052 S[756] -3072.5 77 933 S[637] -1049.5 357 993 S[697] -2069.5 357 1053 S[757] -3089.5 357 934 S[638] -1066.5 217 994 S[698] -2086.5 217 1054 S[758] -3106.5 217 935 S[639] -1083.5 77 995 S[699] -2103.5 77 1055 S[759] -3123.5 77 936 S[640] -1100.5 357 996 S[700] -2120.5 357 1056 S[760] -3140.5 357 937 S[641] -1117.5 217 997 S[701] -2137.5 217 1057 S[761] -3157.5 217 938 S[642] -1134.5 77 998 S[702] -2154.5 77 1058 S[762] -3174.5 77 939 S[643] -1151.5 357 999 S[703] -2171.5 357 1059 S[763] -3191.5 357 940 S[644] -1168.5 217 1000 S[704] -2188.5 217 1060 S[764] -3208.5 217 941 S[645] -1185.5 77 1001 S[705] -2205.5 77 1061 S[765] -3225.5 77 942 S[646] -1202.5 357 1002 S[706] -2222.5 357 1062 S[766] -3242.5 357 943 S[647] -1219.5 217 1003 S[707] -2239.5 217 1063 S[767] -3259.5 217 944 S[648] -1236.5 77 1004 S[708] -2256.5 77 1064 S[768] -3276.5 77 945 S[649] -1253.5 357 1005 S[709] -2273.5 357 1065 S[769] -3293.5 357 946 S[650] -1270.5 217 1006 S[710] -2290.5 217 1066 S[770] -3310.5 217 947 S[6

1200-Output Channel TFT LCD Source Driver with TCON ...orientdisplay.com/pdf/ILI6126C.pdf ·...

Documents

Transcript of 1200-Output Channel TFT LCD Source Driver with TCON ...orientdisplay.com/pdf/ILI6126C.pdf ·...