20 nm
Future of MpSoC
SoC Design Flow
issue in Soc design
Asic Basics
Automated Debugging of SystemVerilog Assertions