Post on 22-Dec-2015
©2010 Cengage Learning Engineering. All Rights Reserved. 10-1
Introduction to VHDL
PowerPoint Presentation
© 2010. Cengage Learning, Engineering. All Rights Reserved.
1-1
UNIT UNIT 1010
©2010 Cengage Learning Engineering. All Rights Reserved. 10-2
Figure 10.1 Gate Circuit
©2010 Cengage Learning Engineering. All Rights Reserved. 10-3
Figure 10.2 Inverter with Feedback
©2010 Cengage Learning Engineering. All Rights Reserved. 10-4
Figure 10.3 Three Gates with a Common Input and Different
Delays
©2010 Cengage Learning Engineering. All Rights Reserved. 10-5
Figure 10.4 Array of AND Gates
©2010 Cengage Learning Engineering. All Rights Reserved. 10-6
Figure 10.5 2-to-1 Multiplexer
©2010 Cengage Learning Engineering. All Rights Reserved. 10-7
Figure 10.6 Cascaded 2-to-1 MUXes
©2010 Cengage Learning Engineering. All Rights Reserved. 10-8
Figure 10.7 4-to-1 Multiplexer
©2010 Cengage Learning Engineering. All Rights Reserved. 10-9
Figure 10.8 VHDL Module with Two Gates
©2010 Cengage Learning Engineering. All Rights Reserved. 10-10
Figure 10.9 VHDL Program Structure
©2010 Cengage Learning Engineering. All Rights Reserved. 10-11
Figure 10.10 Entity Declaration for a Full Adder Module
©2010 Cengage Learning Engineering. All Rights Reserved. 10-12
Figure 10.11 4-Bit Binary Adder
©2010 Cengage Learning Engineering. All Rights Reserved. 10-13
Figure 10.12 Structural Description of 4-Bit Adder
©2010 Cengage Learning Engineering. All Rights Reserved. 10-14
Figure 10.13 VHDL Description of a ROM
©2010 Cengage Learning Engineering. All Rights Reserved. 10-15
Figure 10.14 Comparator for Integers
©2010 Cengage Learning Engineering. All Rights Reserved. 10-16
Figure 10.15 NOR-NOR Circuit and Structural VHDL Code
©2010 Cengage Learning Engineering. All Rights Reserved. 10-17
Figure 10.16 Tri-State Buffer
©2010 Cengage Learning Engineering. All Rights Reserved. 10-18
Figure 10.17 Tri-State Buffer Driving a Bus
©2010 Cengage Learning Engineering. All Rights Reserved. 10-19
Figure 10.18 Resolution Function for Two Signals
©2010 Cengage Learning Engineering. All Rights Reserved. 10-20
Figure 10.19 VHDL Code for Binary Adder
©2010 Cengage Learning Engineering. All Rights Reserved. 10-21
Figure 10.20 VHDL Code for Bi-Directional I/O Pin
©2010 Cengage Learning Engineering. All Rights Reserved. 10-22
Figure 10.21 Compilation, Simulation, and Synthesis of
VHDL Code
©2010 Cengage Learning Engineering. All Rights Reserved. 10-23
Figure 10.22 Simulation of VHDL Code
©2010 Cengage Learning Engineering. All Rights Reserved. 10-24
Images From End of Chapter Problems Problem 10.1
©2010 Cengage Learning Engineering. All Rights Reserved. 10-25
Problem 10.11
©2010 Cengage Learning Engineering. All Rights Reserved. 10-26
Problem 10.16
©2010 Cengage Learning Engineering. All Rights Reserved. 10-27
Problem 10.17
©2010 Cengage Learning Engineering. All Rights Reserved. 10-28
Problem 10.18
©2010 Cengage Learning Engineering. All Rights Reserved. 10-29
Problem 10.19
©2010 Cengage Learning Engineering. All Rights Reserved. 10-30
Problem 10.20
©2010 Cengage Learning Engineering. All Rights Reserved. 10-31
Problem 10.21
©2010 Cengage Learning Engineering. All Rights Reserved. 10-32
Problem 10.H